

智能硬件体系结构

第八讲: 指令动态发射与分支预测

主讲: 陶耀宇、李萌

2025年秋季

注意事项



・课程作业情况

- 第1次作业截止日期: 11月7号晚11:59
 - 3次作业可以使用总计7个Late day
 - Late Day耗尽后,每晚交1天扣除20%当次作业分数
- · 第1次lab时间: 10月17日11:59发布 11月10日晚11:59
 - 3个子任务 (60%+30%+10%)
- 第2次lab时间: 11月10日-12月7日






- 01. 超标量架构数据控制冲突
- 02. 动态发射与乱序执行设计
- 03. 分支处理机制与地址预测
- 04. 经典的MIPS架构实例分析

动态发射与乱序执行设计






- ・指令缓冲区或保留区 Insn buffer or Reservation station (RS) (有很多名字)
 - 基本单元: 保持指令的锁存器
 - 指令候选池
- 将 ID 拆分为两部分
 - 缓冲区顺序获取解码的指令
 - · RS将指令送往下行流水线乱序执行

动态发射与乱序执行设计





- · Dispatch (D): 解码的第一部分(原来的ID分解为2步)
 - 在RS指令缓冲中分配位置
 - 新型结构冲突Structure Hazard (指令缓冲区已满)
 - 顺序执行: **stall** back-propagates to younger insns
- · Issue (S): 解码的第二部分 (原来的ID分解为2步)
 - · 将指令从RS缓冲送到执行单元
 - + 乱序执行: wait doesn't back-propagate to younger insns

思想自由 兼容并包

动态发射与乱序执行设计



- ・指令动态发射算法
 - 调度算法: 根据寄存器依赖关系进行调度
 - ・两种基本调度算法
 - Scoreboard: 无寄存器重命名 →有限的调度灵活性
 - Tomasulo: 寄存器重命名→更灵活, 性能更佳
 - 我们着重介绍Tomasulo算法
 - Scoreboard算法没有测试问题
 - 注意在特定GPU中它会被用到
 - Issue
 - · 如果有多条指令就绪,该选择哪一条? Issue policy
 - 最靠前的先执行? 安全
 - 最长延迟优先执行? 可能带来更好的性能
 - Select logic: implements issue policy
 - 大多数芯片使用随机或优先级编码器




- ・指令动态发射算法
- Tomasulo' s algorithm
 - **预留站 Reservation stations (RS)**: 指令缓冲区
 - 通用数据总线 Common data bus (CDB): 将结果广播到 RS
 - 寄存器重命名 Register renaming: 消除 WAR/WAW 数据依赖
- 首次实现: IBM 360/91 -> Modern x86 CPU -> GPU -> ASIC **仍在使用!**
 - 适用于针对多计算单元的动态调度

- 我们的简单示例: "Simple Tomasulo"
 - 对一切进行动态调度,包括加载/存储
 - 5 RS entry: 1 ALU, 1 load, 1 store, 2 FP (3-cycle, pipelined)



· Tomasulo算法的基础结构



- Insn fields and status bits
- Tags
- Values

- Reservation Stations (RS#)
 - FU, busy, op, R: destination register name
 - T: destination register tag (RS# of this RS)
 - T1,T2: source register tags (RS# of RS that will produce value)
 - V1,V2: source register values
- Rename Table/Map Table/RAT
 - T: tag (RS#) that will write this register
- Common Data Bus (CDB)
 - Broadcasts <RS#, value> of completed insns
- Tags interpreted as ready-bits++
 - T==0 → Value is ready somewhere
 - T!=0 → Value is not ready, wait until CDB broadcasts T



- · Tomasulo算法的基础结构
 - Reservation Stations (RS#)
 - R: 目标寄存器名称, Busy: 表明RS是否空闲, Op: 存储指令操作类型
 - T: 目标寄存器标签 (RS# of this RS)
 - T1,T2: 源寄存器标签 (RS# of RS that will produce value)
 - · V1,V2: 源寄存器值
 - Rename Table/Map Table/RAT
 - T: 将重命名该寄存器的标签 (RS#)
 - Common Data Bus (CDB)
 - 广播已完成指令的 < RS#, value >
 - Tags interpreted as ready-bits++
 - T==0 → 价值在某处已经准备好
 - T!=0 → 值尚未准备好, 等待 CDB 广播 T




- · Tomasulo算法的新增步骤
 - 新的流水线结构: F, D, S, X, W
 - D (dispatch)
 - Structural hazard? stall:分配RS空间
 - S (issue)
 - RAW hazard ? wait (monitor CDB) : go to execute
 - W (writeback)
 - 写入寄存器 (sometimes...), 释放RS空间
 - W与具有RAW依赖的S在同一周期完成
 - · W与具有结构依赖的D在同一周期完成



· Tomasulo算法步骤

Tomasulo Dispatch (D)




- RS结构冲突可能带来的Stall
 - 分配 RS 空间
 - 输入寄存器准备好了吗? 将值读入RS: 将标签读入RS
 - 将输出寄存器重命名为 RS# (代表唯一值的"名称")



· Tomasulo算法步骤

Tomasulo Issue (S)




- 因RAW冲突而等待
- 从RS读取寄存器值

思想自由 兼容并包



· Tomasulo算法步骤


Tomasulo Execute (X)





· Tomasulo算法步骤

Tomasulo Writeback (W)




- 因CDB结构冲突而等待
 - 如果RAT 重命名仍然匹配? 清除映射,将结果写入regfile
 - CDB 广播到 RS: 标签匹配? 清除标签, 复制值
 - 清除RS中相应存储

思想自由 兼容并包



· Tomasulo算法步骤

Tomasulo Register Renaming




- · Tomasulo 的寄存器重命名中做了什么?
 - ・ RS 中的值复制 (V1、V2)
 - Insn 在其自己的 RS 位置中存储正确的输入值
 - + Future insns can overwrite master copy in regfile, doesn't matter



- Value-based / Copy-based Register Renaming
 - Tomasulo-style register renaming
 - Called "value-based" or "copy-based"
 - · Names: 架构寄存器
 - ・ 存储位置:寄存器堆或RS
 - 值可以并确实存储在两者之中
 - ・ 寄存器堆保存主 (即最新) 値
 - + RS 副本消除了 WAR 危险
 - RS的标签表明了存储位置
 - ・ Register table 将名称转换为标签
 - Tag == 0 的值位于寄存器文件中
 - Tag!= 0的值尚未准备好,正在由 RS# 计算
 - · CDB 广播带有标签的值
 - 所以指令知道他们正在寻找什么值



· Tomasulo动态指令发射架构示意图



- RS:
 - 状态信息
 - R: 目标寄存器
 - op: 操作数 (加法等)
 - 标签
 - T1、T2: 源操作数标签
 - 值
 - V1、V2: 源操作数值

- 映射表 (又称 RAT: 寄存器别名表)
 - 将寄存器映射到标签
- 寄存器堆 (又叫ARF: 架构寄存器堆)
 - 如果 RS 中没有值,则保留寄存器的值



· Tomasulo动态指令发射实例

Insn Status						
Insn	D	S	X	W		
ldf X(r1),f1				372		
mulf f0,f1,f2						
stf f2,Z(r1)						
addi r1,4,r1						
ldf X(r1),f1						
mulf f0,f1,f2						
stf f2,Z(r1)						

Map Table						
Reg	T					
f0						
f1						
f2						
r1						

CDB	
Τ	V

Reservation Stations T FU busy op R T1 T2 V1 V2 1 ALU no								
Т	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	no						
2	LD	no		HA				
3	ST	no						
4	FP1	no						
5	FP2	no						



· Tomasulo动态指令发射实例

Insn Status				
Insn	D	S	Χ	W
ldf X(r1),f1	c1		3	
mulf f0,f1,f2				
stf f2,Z(r1)				
addi r1,4,r1				
ldf X(r1),f1				
mulf f0,f1,f2				
stf f2,Z(r1)			75	

	Мар	Table
	Reg	T
4	f0	
1	f1	RS#2
	f2	
	r1	

CDB	
Т	V

Tomasulo:

Cycle 1

Res	ervatio	on Stat	ions						
Т	FU	busy	ор	R	T1	T2	V1	V2	
1	ALU	no	1/						
2	LD	yes	ldf	f1	_	_	_	[r1]	alloca
3	ST	no							
4	FP1	no							
5	FP2	no							



· Tomasulo动态指令发射实例

Insn Status				
Insn	D	S	Χ	W
ldf X(r1),f1	c1	c 2	37_	
mulf f0,f1,f2	c 2			
stf f2,Z(r1)				
addi r1,4,r1				
ldf X(r1),f1				
mulf f0,f1,f2				
stf f2,Z(r1)			5	

Мар	Table
Reg	T
f0	
f1	RS#2
f2	RS#4
r1	

CDB	
Т	V
5/4-	

Tomasulo:

Cycle 2

Res	Reservation Stations									
Т	FU	busy	ор	R	T1	T2	V1	V2		
1	ALU	no								
2	LD	yes	ldf	f1		_	_	[r1]		
3	ST	no								
4	FP1	yes	mulf	f2	_	RS#2	[f0]	_		
5	FP2	no								


allocate



· Tomasulo动态指令发射实例

Insn Status				
Insn	D	S	Χ	W
ldf X(r1),f1	c1	c2	с3	
mulf f0,f1,f2	с2			
stf f2,Z(r1)	с3			
addi r1,4,r1				
ldf X(r1),f1				
mulf f0,f1,f2				
stf f2,Z(r1)				

Мар	Table
Reg	T
f0	
f1	RS#2
f2	RS#4
r1	



Tomasulo:

Cycle 3

Reservation Stations								
Т	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	no						
2	LD	yes	ldf	f1	-	_	-	[r1]
3	ST	yes	stf	-	RS#4	_	1	[r1]
4	FP1	yes	mulf	f2	_	RS#2 -	[f0]	_
5	FP2	no						

allocate



· Tomasulo动态指令发射实例

Insn Status				
Insn	D	S	Χ	W
ldf X(r1),f1	c1	c 2	с3	c4
mulf f0,f1,f2	c 2	c4		
stf f2,Z(r1)	с3			
addi r1,4,r1	c4			
ldf X(r1),f1				
mulf f0,f1,f2				
stf f2,Z(r1)			-75	

Мар	Table		CDI	В		
Reg	Т		Τ		V	
f0			RS	‡2	[f	1]
f1	<u>RS#2</u> ←				4	
f2	RS#4					
r1	RS#1					
		4				
		4				

Cycle 4

Tomasulo:

Reservation Stations V1 V2 FU R T1 T2 busy op ALU addi r1 [r1] yes LD no ST stf RS#4 [r1] yes mulf f2 RS#2 [f0] FP1 CDB.V yes FP2 no

allocate free

RS#2 **ready** → **获取CDB的值**

Ldf指令完成(W)


通过CDB广播f1的寄存状态



· Tomasulo动态指令发射实例

Insn Status				
Insn	D	S	X	W
ldf X(r1),f1	c1	c2	c 3	c4
mulf f0,f1,f2	c2	с4	c 5	
stf f2,Z(r1)	c 3			
addi r1,4,r1	c 4	c 5		
ldf X(r1),f1	5			
mulf f0,f1,f2				
stf f2,Z(r1)				

Мар	Table
Reg	Т
f0	
f1	RS#2
f2	RS#4
r1	RS#1



Tomasulo:

Cycle 5

_								
Reservation Stations								
Т	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	yes	addi	r1	4/5/5	-	[r1]	-
2	LD	yes	ldf	f1	_	RS#1	_	-
3	ST	yes	stf		RS#4	-	_	[r1]
4	FP1	yes	mulf	f2	_	_	[f0]	[f1]
5	FP2	no						

allocate

思想自由 兼容并包 < 23 >




· Tomasulo动态指令发射实例

假设 multf 需要3个cycle完成

Insn Status									
Insn	D	S	X	W					
ldf X(r1),f1	c1	c2	с3	c4					
mulf f0,f1,f2	c2	с4	c5+						
stf f2,Z(r1)	с3								
addi r1,4,r1	c4	c5	c6						
ldf X(r1),f1	c5								
mulf f0,f1,f2	6 C								
stf f2, Z(r1)									

Мар	Map Table					
Reg	T					
f0	-/-					
f1						
f2	RS#4RS#5					
r1	RS#1					



Tomasulo:

Cycle 6

Re	Reservation Stations								
Т	FU	busy	ор	R	T1	T2	V1	V2	
1	ALU	yes	addi	r1	1-122	-	[r1]	-	
2	LD	yes	ldf	f1	+ = =	RS#1	-	-	
3	ST	yes	stf	_	RS#4	_	_	[r1]	
4	FP1	yes	mulf	f2	_	_	[f0]	[f1]	
5	FP2	ves	mulf	f2	_	RS#2	[f0]	_	

朗

针对WAW不需要D处stall: scoreboard将覆盖f2

的寄存状态,如果需要旧f2值可以从tag获取

allocate



· Tomasulo动态指令发射实例

假设 multf 需要3个cycle完成

Insn Status				
Insn	D	S	Х	W
ldf X(r1),f1	c1	c2	c 3	c4
mulf f0,f1,f2	c 2	с4	c5+	
stf f2,Z(r1)	с3			
addi r1,4,r1	c4	c 5	с6	c 7
ldf X(r1),f1	5	c7		
mulf f0,f1,f2	c 6			
stf f2,Z(r1)			75	

Map Table			
Reg	T		
f0			
f1	RS#2		
f2	RS#5		
r1	RS#1		

CDB	
Т	V
RS#1	[r1]

Tomasulo:

Cycle 7

Res	Reservation Stations							
Т	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	no						
2	LD	yes	ldf	f1		RS#1	_	CDB.V
3	ST	yes	stf	- /	RS#4	_	_	[r1]
4	FP1	yes	mulf	f2	_	_	[f0]	[f1]
5	FP2	yes	mulf	f2	_	RS#2	[f0]	_

针对WAR不需要W处stall: scoreboard将覆盖r1 的寄存状态,如果需要旧r1值 可以从RS副本获取 D stall on store RS: 结构冲突

> addi 完成 (W) 将r1寄存状态通过 CDB广播

RS#1 ready → 获取CBD的值



· Tomasulo动态指令发射实例

假设 multf 需要3个cycle完成



Insn Status				
Insn	D	S	X	W
ldf X(r1),f1	c1	c2	с3	c4
mulf f0,f1,f2	с2	c4	c5+	c 8
stf f2,Z(r1)	c 3	c8		
addi r1,4,r1	c4	c 5	c6	c 7
ldf X(r1),f1	c5	c7	c8	
mulf f0,f1,f2	c 6			
stf f2,Z(r1)				

Map Table				
Reg T				
f0				
f1	RS#2			
f2	RS#5			
r1				

V
[f2]

Tomasulo:

Cycle 8

mulf finished (W)
不要刷新f2的寄存状态
已经被第二个mulf指令覆盖了(RS#5)
CDB 广播f2

Res	Reservation Stations							
Т	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	no						
2	LD	yes	ldf	f1	4==-	-	-	[r1]
3	ST	yes	stf	-	RS#4	_	CDB.V	[r1]
4	FP1	no						
5	FP2	yes	mulf	f2	_	RS#2	[f0]	_

RS#4 ready → grab CDB value




· Tomasulo动态指令发射实例

假设 multf 需要3个cycle完成

Insn Status				
Insn	D	S	X	W
ldf X(r1),f1	c1	c2	с3	c4
mulf f0,f1,f2	c2	с4	c5+	c 8
stf f2,Z(r1)	с3	c8	с9	
addi r1,4,r1	c4	c 5	с6	c 7
ldf X(r1),f1	c5	c 7	c 8	c 9
mulf f0,f1,f2	c 6	9		
stf f2,Z(r1)				

Map	Map Table					
Reg	Reg T					
f0						
f1	RS#2					
f2	RS#5					
r1						



Tomasulo:

Cycle 9

	. •	0	•					
Res	Reservation Stations							
Т	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	no	1					
2	LD	no						
3	ST	yes	stf	_		_	[f2]	[r1]
4	FP1	no						
5	FP2	yes	mulf	f2	_	RS#2	[f0]	CDB.V

2nd 1df finished (W) 刷新 f1 寄存状态 CDB broadcast

RS#2 ready → grab CDB value



· Tomasulo动态指令发射实例


假设 multf 需要3个cycle完成



Insn Status				
Insn	D	S	X	W
ldf X(r1),f1	c1	c2	с3	c4
mulf f0,f1,f2	с2	c4	c5+	c 8
stf f2,Z(r1)	c 3	c 8	с9	c10
addi r1,4,r1	c4	c5	с6	c 7
ldf X(r1),f1	c 5	c 7	c 8	c 9
mulf f0,f1,f2	c6	с9	c10	
stf f2,Z(r1)	c10			

Map Table					
Reg	Т				
f0					
f1					
f2	RS#5				
r1					

stf finished (W)



Tomasulo:

Cycle 10

Reservation Stations								
Т	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	no	16					
2	LD	no			INEE			
3	ST	yes	stf	_	RS#5	_	-	[r1]
4	FP1	no						
5	FP2	yes	mulf	f2	_	-	[f0]	[f1]

free → allocate

map table中没有输出寄存器→不通过CDB广播

超标量+动态指令发射



- · Tomasulo动态指令发射实例
 - 动态调度和多发射是正交的
 - 例如, Pentium4: 动态调度的5路超标量
 - 两个维度
 - N: 超标量宽度(并行操作的数量)
 - **W**: 窗口大小 (保留站的数量)
 - What do we need for an N-by-W Tomasulo?
 - RS: N tag/value w-ports (D), N value r-ports (S), 2N tag CAMs (W)
 - 选择逻辑: **W**→**N** 优先级编码器(S)
 - MT: 2N r-ports (D), N w-ports (D)
 - RF: 2N r-ports (D), N w-ports (W)
 - CDB: **N** (W)
 - Which are the expensive pieces?

超标量+动态指令发射



· Tomasulo动态指令发射实例

- 超标量选择逻辑: W→N 优先编码器
 - 有点复杂 (N² logW)
 - 可以简化使用不同的 RS 设计

· split设计

- 除以 RS存入 N 个bank: 每个 FU 存入 1 个?
- 实施 N 个单独的 W/N→1 编码器
- + 更简单: N*logW/N
- 调度灵活性较低

FIFO design

- 只能发射每个 RS bank的head
- + 更简单: 根本没有选择逻辑
- 时间安排灵活性较低(但出乎意料的不算太糟糕)





- 01. 超标量架构数据控制冲突
- 02. 动态发射与乱序执行设计
- 03. 分支处理机制与地址预测
- 04. 经典的MIPS架构实例分析

分支处理机制与地址预测



· Tomasulo动态发射的潜在问题

- When can Tomasulo go wrong?
 - 分支
 - 如果分支在较新的指令(分支之后出现)完成后发生会怎样
 - Exceptions!!
 - 无法确定 RS 中指令的相对顺序
 - · 我们需要一种预测分支结果的机制
 - · 我们需要一种机制来确保按顺序完成




• 包括方向预测、地址预测与恢复机制

- 方向预测器
 - 对于条件分支
 - ・预测分支是否会被执行
 - 例子:
 - 总是被采取; 向后被采取
- 地址预测器
 - 预测目标地址 (预计需要时使用)
 - 示例:
 - BTB; Return Address Stack; Precomputed Branch
- 恢复逻辑

思想自由 兼容并包



- ・方向预测 基于历史的简单状态机FSM
 - 1 位历史记录 (方向预测器)
 - 记住分支的最后方向



• 2 位历史记录(方向预测器)



· 方向预测 – 基于历史的简单状态机FSM

- ·约80%的分支要么大量被采用,要么大量未被采用
- 对于剩下的 20%, 我们需要查看参考模式, 看看是否可以使用更复杂的预测器进行预测
- Example: gcc has a branch that flips each time

T(1) NT(0) 101010101010101010101010101010101010

Using History Patterns



・方向预测 – 基于历史的简单状态机FSM


Local history branchPC **Branch History Pattern History Table Table** 10101010 What is the prediction for this BHT 10101010? When do I update the tables?

Using History Patterns

思想自由 兼容并包 <36 >



・方向预测 – 基于历史的简单状态机FSM




Using History Patterns



・方向预测 – 基于历史的简单状态机FSM

Global history




Using History Patterns



・方向预测 - 基于历史的简单状态机FSM

Hybrid predictors



Using History Patterns



・ 地址预测 – Branch Target Buffer

- 按当前 PC 索引的 BTB
 - 如果条目位于 BTB 中,则下一步 获取目标地址
- 通常设置关联 (作为 FA 太慢)
- 通常由分支预测器限定

Branch PC	Target address
0x05360AF0	0x05360000
1. ————	
•••	•••
	•••

分支流水线处理机制



• 对于顺序多级流水线比较简单,对乱序执行需要额外的机制

顺序多级流水线

- Squash 并使用正确的地址重新启动获取
 - 只需确保尚未有任何指令使用其状态。
- 在我们的 5 级管道中, 状态仅在 MEM (用于存储) 和 WB (用于寄存器) 期 间提交完成

Tamosulo

- 恢复似乎真的很难
 - 如果在我们发现分支错误之前分支后的指令已 经完成,该怎么办?
 - 这是有可能发生的。想象一下
 R1=MEM[R2+0]
 BEQ R1, R3 DONE ← Predicted not taken
 R4=R5+R6
 - · 因此,我们不能对分支进行猜测,也不能让任 何东西通过分支
 - 这实际上是同一件事。
 - 分支成为顺序执行指令。
 - 请注意,一旦分支解决,就可以在分支之前和之后执行一些操作。

MIPS R10K: 超标量+动态指令发射


は 対 は ま 大 学 PEKING UNIVERSITY

- Adding a Reorder Buffer, aka ROB
 - 为什么需要 Reorder Buffer
 - ROB 是一个*顺序*放置指令的队列.
 - ・指示按顺序完成
 - ・指示仍然无序<u>执行</u>
 - 还是用RS
 - ・ 同时向RS和ROB发出指令
 - 重命名为 ROB 条目,而不是 RS。
 - 什么时候*执行*完成指令离开 RS
 - 仅当程序顺序中该指令之前的所有指令都完成后,该指令才会退出

MIPS R10K: 超标量+动态指令发射



Adding a Reorder Buffer, aka ROB



- Reorder Buffer (ROB)
 - spec 状态的循环队列
 - 同一个寄存器可能存在多 个定义

• @ Alloc

• 在尾部分配结果存储

· @ Sched

- 获取输入(ROB T-to-H then ARF)
- W等到所有输入准备就绪

• @ WB

- · 将结果/错误写入 ROB
- 表示结果已准备好

• @ CT


- Wait until inst @ Head is done
- 如果发生错误, 启动处理程序
- · 否则,将结果写入 ARF
- · 从 ROB 中释放存储空间

MIPS R10K: 超标量+动态指令发射




Adding a Reorder Buffer, aka ROB








MIPS: An alternative implementation



- 一个大的物理寄存器堆保存所有数据-无需复制
 - + 靠近 FU 的寄存器文件 → 小型快速数据路径 ROB
 - ROB and RS "on the side" used only for control and tags



• MIPS: An alternative implementation



- · 架构寄存器文件? Gone
- 物理寄存器文件保存所有值
 - #物理寄存器 = #架构寄存器+ #ROB entries
 - 将架构寄存器映射到物理寄存器
 - 消除数据冲突(物理寄存器取代 RS 副本)

- · 根本上改变 map table/RAT
 - 映射不能为 0 (没有架构寄存器文件)
- 空闲列表跟踪未分配的物理寄存器
 - ROB 负责将物理寄存器返回到空闲列表
- 从概念上讲,这是"真正的寄存器重命名",因为没有寄存器值搬运



MIPS: An alternative implementation

Parameters



- Names: r1, r2, r3
- Locations: p1, p2, p3, p4, p5, p6, p7
- Original mapping: $r1 \rightarrow p1$, $r2 \rightarrow p2$, $r3 \rightarrow p3$, p4-p7 are "free"



B 4					
M		\sim			
11//	\sim	11	_	111	
1 V I	u	\sim 1	u	\sim	

r1	r2	r3
p1	p2	p3
p4	p2	p3
p4	p2	p5
p6	p2	p5

FreeList

p4 , p5, p6, p7
p5, p6, p7
p6,p7
p7

Raw insns

Renamed insns

- · 问题:div之后的指令该如何进行重命名
 - 物理寄存器都被占用了
 - 现实的问题:物理寄存器应当在什么时候释放



・MIPS实例分析



New tags (again)

• Tomasulo+ROB: ROB# → MIPS: PR#

ROB

- T:对应指令逻辑输出的物理寄存器
- Told: 之前映射到指令逻辑输出的物理寄存器

RS

• T, T1, T2: output, input physical registers

Map Table

• T+: PR# (never empty) + "ready" bit

Free List

• T: PR#

No values in ROB, RS, or on CDB



和某大学 PEKING UNIVERSITY

・MIPS实例分析






- Structural hazard (RS, ROB, LSQ, physical registers)? stall
- Allocate RS, ROB, LSQ entries and new physical register (T)
- Record previously mapped physical register (Told)
- C (complete)
 - Write destination physical register
- R (retire)
 - ROB head not complete ? Stall
 - Handle any exceptions
 - Store write LSQ head to D\$
 - Free ROB, LSQ entries
 - Free previous physical register (Told)





· MIPS R10K Dispatch步骤




- · T读取输入寄存器对应preg (物理寄存器)标签,存在RS
- Told: 之前映射到指令逻辑输出的物理寄存器读取输出寄存器的preg标签, 存在ROB (Told)

< 50 >




· MIPS R10K Complete步骤



- · 在map table中设定指令输出寄存器的ready bit
- 在RS中设定匹配输入标签的ready bits



· MIPS R10K Retire步骤



Return Told of ROB head to free list



· MIPS实例分析

ROB								
ht	#	Insn	Т	Told	S	Χ	С	
	1	1df X(r1),f1						
	2	mulf f0,f1,f2						
	3	stf f2,Z(r1)						
	4	addi r1,4,r1						
	5	1df X(r1),f1						
	6	mulf f0,f1,f2						
	7	stf f2,Z(r1)						

Map	Table	CDB	
Reg	T+	T	
f0	PR#1+		
f1	PR#2+_		
f2	PR#3+		
r1	PR#4+	4	-: Ready bit
Free	List	•	. I today bit
PR#	5,PR#6,		
PR#	7 PR#8		

Reservation Stations							
#	FU	busy	ор	Т	T1	T2	
1	ALU	no					
2	LD	no					
3	ST	no					
4	FP1	no					
5	FP2	no					

Notice I: 任何地方都不存储寄存器values

Notice II: Map Table不为空

は 対 対 上 京 大 導 PEKING UNIVERSITY

· MIPS实例分析



RO	ROB								
ht	#	Insn	Т	Told	S	Χ	С		
ht	1	1df X(r1),f1	PR#5	PR#2					
	2	mulf f0,f1,f2		/					
	3	stf f2,Z(r1)							
	4	addi r1,4,r1							
	5	1df X(r1),f1							
	6	mulf f0,f1,f2				·	·		
	7	stf f2,Z(r1)							

Map Table
Reg T+
f0 PR#1+
f1 PR#5
f2 PR#3+
r1 PR#4+
Free List

PR#5, PR#6,

PR#7, PR#8



MIPS:

Cycle 1

Res	Reservation Stations							
#	FU	busy	ор	Т	T1 /	12		
1	ALU	no						
2	LD	yes	1df	PR#5		PR#4+		
3	ST	no						
4	FP1	no						
5	FP2	no						

给f1分配新的preg位置 (PR#5)

同时在ROB存储f1旧preg (PR#2)



< 55 >

・MIPS实例分析




RO	ROB								
ht	#	Insn	Т	Told	S	Χ	С		
h	1	1df X(r1),f1	PR#5	PR#2	c2				
t	2	mulf f0,f1,f2	PR#6	PR#3					
	3	stf f2,Z(r1)							
	4	addi r1,4,r1				/			
	5	1df X(r1),f1							
	6	mulf f0,f1,f2							
	7	stf f2,Z(r1)							

	Map Table				
	Reg	T+			
	f0	PR#1+			
	f1	PR#5			
	f2	PR#6			
	r1	PR#4+			
İ	Гис	1 tak			
-	Free	LIST			
	PR#6	S, PR#7,			
	PR#8	3			



MIPS:

Cycle 2



给f2分配新的preg位置 (PR#6)

CDB

同时在ROB存储f2旧preg (PR#3)




· MIPS实例分析



RO	В						
ht	#	Insn	Т	Told	S	Χ	С
h	1	1df X(r1),f1	PR#5	PR#2	c2	с3	
	2	mulf f0,f1,f2	PR#6	PR#3			
t	3	stf f2,Z(r1)					
	4	addi r1,4,r1					
	5	1df X(r1),f1					
	6	mulf f0,f1,f2					
	7	stf f2,Z(r1)					

Map Table			
Reg	T+		
f0	PR#1+		
f1	PR#5		
f2	PR#6		
r1	PR#4+		

Free List
PR#7, PR#8





Cycle 3

MIPS:

Res	Reservation Stations					
#	FU	busy	ор	Т	T1	T2
1	ALU	no				
2	LD	no				
3	ST	yes	stf		PR#6	PR#4+
4	FP1	yes	mu1f	PR#6	PR#1+	PR#5
5	FP2	no				

Store指令不分配preg

Free 在X阶段即Free掉RS entry



・MIPS实例分析



MIPS:

Cycle 4

RO	В						
ht	#	Insn	Т	Told	S	Χ	С
h	1	1df X(r1),f1	PR#5	PR#2	c2	c3	c 4
	2	mulf f0,f1,f2	PR#6	PR#3	c 4		
	3	stf f2,Z(r1)					
t	4	addi r1,4,r1	PR#7	PR#4			
	5	1df X(r1),f1					
	6	mulf f0,f1,f2					
	7	stf f2,Z(r1)					

	1 301	. 14,4				
Res	Reservation Stations					
#	FU	busy	ор	T	T1	T2
1	ALU	yes	addi	PR#7	PR#4+	
2	LD	no				
3	ST	yes	stf		PR#6	PR#4+
4	FP1	yes	mu1f	PR#6	PR#1+	PR#5+
5	FP2	no				

Map Table CDB Reg T+ PR#5 f0 PR#1+ f1 PR#5+ f2 PR#6 r1**PR#7** Free List PR#7, PR#8 **Idf** completes set MapTable ready bit

Match PR#5 tag from CDB & issue

思想自由 兼容并包 <57 >

和桌头掌 PEKING UNIVERSITY

· MIPS实例分析



RO	В						
ht	#	Insn	Т	Told	S	X	C
	1	1df X(r1),f1	PR#5	PR#2	c2	с3	c4
h	2	mulf f0,f1,f2	PR#6	PR#3	С4	с5	
	3	stf f2,Z(r1)					
	4	addi r1,4,r1	PR#7	PR#4	c 5		
t	5	1df X(r1),f1	PR#8	PR#5			
	6	mulf f0,f1,f2					
	7	stf f2,Z(r1)					

Map Table		
Reg	T+	
f0	PR#1+	
f1	PR#8	
f2	PR#6	
r1	PR#7	

CDB
Т

Free List PR#8, PR#2

MIPS:

Cycle 5

Res	Reservation Stations					
#	FU	busy	ор	Т	T1	T2
1	ALU	yes	addi	PR#7	PR#4+	
2	LD	yes	1df	PR#8		PR#7
3	ST	yes	stf		PR#6	PR#4+
4	FP1	no				
5	FP2	no				

Idf retires
Return PR#2 to free list

Free 在X阶段即Free掉RS entry



・MIPS实例分析

- Problem with R10K design? Precise state is more difficult
 - -- 物理寄存器乱序写入
 - 是可以的,没有架构寄存器文件
 - · 我们可以 "free" 被写入的寄存器并 "restore" 旧的
 - 通过控制Map Table和Free List来完成,而不是寄存器文件
 - 两种恢复Map Table 和Free List的方式
 - · 方式1: 通过用ROB中的T, Told串行恢复(速度慢但简单)
 - · 方式2:从一些检查点单周期恢复(速度快,但检查点是昂贵的)
 - 现代处理器的折中方案: 让普遍情况快速运行
 - 需要频繁rollback的跳转使用检查点
 - 较少rollback的Page-fault和interrupt进行串行恢复



・MIPS实例分析

Replace with a taken branch

MIPS:

Cycle 5

Precise

State

RO	В						
ht	#	Insn	Т	Told	S	Χ	С
	1	1df X(r1),f1	PR#5	PR#2	c2	c3	c4
h	2	jmp f0 f1 f2	PR#6	PR#3	c4	c5	
	3	stf f2,Z(r1)					
	4	addi r1,4,r1	PR#7	PR#4	c 5		
t	5	1df X(r1),f1	PR#8	PR#5			
	6	mulf f0,f1,f2					
	7	stf f2,Z(r1)			-		

Map Table			
Reg	T+		
f0	PR#1+		
f1	PR#8		
f2	PR#6		
r1	PR#7		

Free List
PR#8, PR#2

	CDB
	Τ
•	

Res	Reservation Stations					
#	FU	busy	ор	Т	T1	T2
1	ALU	yes	addi	PR#7	PR#4+	
2	LD	yes	1df	PR#8		PR#7
3	ST	yes	stf		PR#6	PR#4+
4	FP1	no				
5	FP2	no				

如果指令2采取跳转,则通 过rollback撤销指令3-5

思想自由 兼容并包 <60 >

は 対 対 は よ 対 PEKING UNIVERSITY

・MIPS实例分析



RO	В						
ht	#	Insn	Т	Told	S	Χ	С
	1	1df X(r1),f1	PR#5	PR#2	c2	сЗ	c4
h	2	jmp f0 f1 f2	PR#6	PR#3	c4	с5	
	3	stf f2,Z(r1)					
t	4	addi r1,4,r1	PR#7	PR#4	c5		
	5	1df X(r1),f1	PR#8	PR#5			
	6	mulf f0,f1,f2					
	7	stf f2,Z(r1)					

Map Table				
T+				
PR#1+				
PR#5+				
PR#6				
PR#7				

CDB
Т

MIPS:

Cycle 6

Res	ervatio	n Stat	ions			_
#	FU	busy	ор	Т	T1	T2
1	ALU	yes	addi	PR#7	PR#4+	
2	LD	no				
3	ST	yes	stf		PR#6	PR#4+
4	FP1	no				
5	FP2	no				

撤销ldf (ROB#5)

Free List

PR#2, PR#8

- 1.释放RS
- 2.释放T (PR#8) ,返回Freelist
- 3.将MT[f1]重新存储到Told (PR#5)
- 4.释放ROB#5

指令可以rollback执行



・MIPS实例分析



ROB ht |# |Insn Told S X 1df X(r1), f1PR#5 PR#2 c2c3c4jmp f0 f1 f2 PR#6 PR#3 c4c5 $3 \mid stf f2, Z(r1)$ PR#7 PR#4 4 addi r1,4,r1 1df X(r1), f1 mulf f0, f1, f2 stf f2,Z(r1)

Map Table				
Reg	T+			
f0	PR#1+			
f1	PR#5+			
f2	PR#6			
r1	PR#4+			



MIPS:

Cycle 7

Res	Reservation Stations					
#	FU	busy	ор	Т	T1	T2
1	ALU	no				
2	LD	no				
3	ST	yes	stf		PR#6	PR#4+
4	FP1	no				
5	FP2	no				

撤销ldf (ROB#4)

PR#2, PR#8,

Free List

1.释放RS

PR#7


- 2.释放T (PR#7) ,返回Freelist
- 3.将MT[r1]重新存储到Told (PR#4)
- 4.释放ROB#4




· MIPS实例分析



RO	В						
ht	#	Insn	Т	Told	S	Χ	С
	1	1df X(r1),f1	PR#5	PR#2	c2	с3	c4
ht	2	jmp f0 f1 f2	PR#6	PR#3	c4	с5	
	3	stf f2,Z(r1)					
	4	addi r1,4,r1					
	5	1df X(r1),f1					
	6	mulf f0,f1,f2					
	7	stf f2,Z(r1)	_				





Free List PR#2, PR#8, PR#7

Cycle 8

MIPS:

Res	Reservation Stations					
#	FU	busy	ор	T	T1	T2
1	ALU	no				
2	LD	no				
3	ST	no				
4	FP1	no				
5	FP2	no				

撤销ldf (ROB#3)

- 1.释放RS
- 2.释放ROB#3
- 3.没有寄存器需要恢复/释放
- 4.D\$的写入如何撤销?

思想自由 兼容并包

< 63 >






- 01. 动态发射与乱序执行设计
- 02. 分支处理机制与地址预测
- 03. 经典的MIPS架构实例分析
- 04. 多级缓存微架构与一致性

缓存Cache设计基础



・当前芯片架构中的缓存层级



缓存Cache设计中的局部性



- · 局部性原理 时间局部性与空间局部性
- 局部性原理:
 - 程序倾向于重复使用最近使用过的数据和指令。
 - 时间局部性: 最近引用的项目很可能在不久的将来被引用。
 - 空间局部性: 地址相近的物品往往会在时间上被紧密引用。

示例中的局部性:

- 数据
 - -连续引用数组元素(空间)
- 指令
 - -按顺序(空间)引用指令
 - 反复循环 (时间)

```
sum = 0;
for (i = 0; i < n; i++)
sum += a[i];
*v = sum;
```



・加快访存速度

Main Memory


Stores words
 A–Z in example

Cache

- Stores subset of the words
 4 in example
- Organized in lines
 - Multiple words
 - To exploit spatial locality

Access

Word must be in cache for processor to access






· Cache的抽象模型

Keep recently accessed block in "block frame"

- state (e.g., valid)
- address tag
- data



On memory read

- if incoming address corresponds to on e of the stored address tag then
 - HIT
 - return data
- else
 - MISS
 - Choose and displace a current block in use
 - fetch new (referenced) block from memory into frame
 - return data



· Cache使用术语


- block (cache line) minimum unit that may be present
- hit block is found in the cache
- miss —block is not found in the cache
- miss ratio fraction of references that miss
- hit time —time to access the cache miss penalty
- miss penalty
 - time to replace block in the cache + deliver to upper level
 - access time time to get first word
 - transfer time time for remaining words





Cache Block Placement


Where does block 12 (b'1100) go?











Set-associative a block goes in any frame in exactly one set <u>Direct-mapped</u> block goes in exactly one frame

(think all frames in 1 set)



(frames grouped into sets)




(think 1 frame per set)

Cache Block Size的概念




- Each cache block frame or (cache line) has only one tag but can hold multiple "chunks" of data
 - Reduce tag storage overhead
 - In 32-bit addressing, an 1-MB direct-mapped cache has 12 bits of tags
 - 4-byte cache block ⇒ 256K blocks ⇒ ~384KB of tag
 - 128-byte cache block ⇒ 8K blocks ⇒ ~12KB of tag
 - The entire cache block is transferred to and from memory all at once
 - good for spatial locality because if you access address i you will probably want i+1 as well (prefetching effect)
- Block size = 2^h; Direct Mapped Cache Size = 2^h(B+b)



Direct-Mapped Cache设计





	Memory	Y
00000	78	23
00010	29	218
00100	120	10
00110	123	44
01000	71	16
01010	150	141
01100	162	28
01110	173	214
10000	18	33
10010	21	98
10 <mark>10</mark> 0	33	181
10110	28	129
11000	19	119
11010	200	42
11100	210	66
11110	225	74

3-C's


Compulsory Miss: first reference to memory block

Capacity Miss: Working set doesn't fit in cache

Conflict Miss: Working set maps to same cache line

Direct-Mapped Cache设计






Don't forget to check the valid/state bits


Fully-Associative Cache设计





思想自由 兼容并包







- Associative Block Replacement
 - Which block in a set to replace on a miss?
 - Ideally replace the block that "will" be accessed the furthest in the future
 - How do you implement it?
 - Approximations:
 - Least recently used LRU
 - optimized (assume) for temporal locality (expensive for more than 2-way)
 - Not most recently used NMRU
 - track MRU, random select from others, good compromise
 - Random
 - nearly as good as LRU, simpler (usually pseudo-random)
 - How much can block replacement policy matter?

Cache Miss种类




- Miss Classification (3+1 C's)
 - Compulsory Miss
 - "cold miss" on first access to a block
 - defined as: miss in infinite cache
 - Capacity Miss
 - misses occur because cache not large enough defined as: miss in fully-associative cache
 - Conflict Miss
 - misses occur because of restrictive mapping strategy
 - only in set-associative or direct-mapped cache
 - defined as: not attributable to compulsory or capacity
 - Coherence Miss
 - misses occur because of sharing among multiprocessors

Cache参数的选择



Cache Size (C)

- Cache size is the total data (not including tag) capacity
 - bigger can exploit temporal locality better
 - not ALWAYS better
- Too large a cache
 - smaller is faster => bigger is slower
 - access time may degrade critical path
- Too small a cache
 - don't exploit temporal locality well
 - useful data constantly replaced



Cache参数的选择



• Block Size (b)

Block size is the data that is


- associated with an address tag
- not necessarily the unit of transfer between hierarchies (remember sub-blocking)

Too small blocks

- don't exploit spatial locality well
- have inordinate tag overhead

Too large blocks

- useless data transferred
- useful data permanently replaced
- —too few total # blocks




Cache参数的选择



Associativity (a)

- Partition cache frames into
 - equivalence classes of frames called sets
- Typical values for associativity
 - 1, 2-, 4-, 8-way associative
- Larger associativity
 - lower miss rate less variation among programs
 - only important for small "C/b"
- Smaller associativity
 - lower cost, faster hit time




Cache设计选择的影响



- · Cache写入和Miss处理策略
- Write Policy: How to deal with write misses?
 - Write-through / no-allocate
 - update memory on each write
 - keeps memory up-to-date
 - Write-back / write-allocate
 - update memory only on block replacement
 - Many cache lines are only read and never written to
 - add "dirty" bit to status word
 - originally cleared after replacement
 - set when a block frame is written to
 - only write back a dirty block, and "drop" clean blocks w/o memory update






Memory				
00000	78	23		
00010	29	218		
00100	120	10		
00110	123	44		
01000	71	16		
01010	150	141		
01100	162	28		
01110	173	214		
100 <mark>0</mark> 0	18	33		
100 <mark>1</mark> 0	21	98		
101 <mark>0</mark> 0	33	181		
10110	28	129		
110 <mark>0</mark> 0	19	119		
11010	200	42		
11100	210	66		
11110	225	74		




Processor	Cache	Memory
		0 78
		1 29
		2 120
	V d tag data	3 123
Ld R1 \leftarrow M[1]	0	4 71
Ld R2 ← M[5]		5 150
St R2 \rightarrow M[7] St R1 \rightarrow M[4]	0	6 162
Ld R3 \leftarrow M[0]		7 173
Ld R2 \leftarrow M[8]	0	8 18
		9 21
	0	10 33
RO		11 28
R1	Missas O	12 19
R2	Misses: 0	13 200
R3	Hits: 0	14 210



























Write-back & Write-allocate



思想自由 兼容并包




Write-back & Write-allocate




思想自由 兼容并包








Write-back & Write-allocate




思想自由 兼容并包













Write-back & Write-allocate




思想自由 兼容并包









案例分析



· Cache地址的比特分区映射

For a 32-bit address and 16KB cache with 64-byte blocks, show the breakdown of the address for the following cache configuration:

A) fully associative cache

Block Offset = 6 bits Tag = 32 - 6 = 26 bits

C) Direct-mapped cache

Block Offset = 6 bits #lines = 256 Line Index = 8 bits Tag = 32 - 6 - 8 = 18 bits

B) 4-way set associative cache

Block Offset = 6 bits #sets = #lines / ways = 64 Set Index = 6 bits Tag = 32 - 6 - 6 = 20 bits

案例分析



- · Cache Access时间分析
 - T_avg = T_hit + miss_ratio x T_miss
 - comparable DM and SA caches with same T_miss
 - but, associativity that minimizes T_avg often smaller than associativity that minimizes miss ratio

$$diff(t_{cache}) = t_{cache}(SA) - t_{cache}(DM) \ge 0$$

$$diff(miss) = miss(SA) - miss(DM) \le 0$$

e.g.,
assuming
$$diff(t_{cache}) = 0 \Rightarrow SA$$
 better

assuming diff(miss) = -1%,
$$t_{miss}$$
 = 20
 \Rightarrow if diff(t_{cache}) > 0.2 cycle then SA loses