

# 智能硬件体系结构

第六讲: 流水线架构



主讲: 陶耀宇、李萌

2025年秋季

#### 注意事项



#### ・课程作业情况

- · 第1次作业已于10.17日11:59发布,截止日期: 11月7号晚11:59
  - 3次作业可以使用总计7个Late day
  - · Late Day耗尽后,每晚交1天扣除20%当次作业分数
- · 第1次lab时间: 10月17日11:59发布 11月10日晚11:59
  - 3个子任务 (60%+30%+10%)
- 第2次lab时间: 11月10日-12月7日

#### 指令集的分类2 – 计算指令



#### ·利用ALU来完成实际计算任务



C operator	Assembly	Notes
+	add[b,w,l,q] src1,src2/dst	src2/dst += src1
-	<pre>sub[b,w,l,q] src1,src2/dst</pre>	src2/dst -= src1
&	and[b,w,l,q] src1,src2/dst	src2/dst &= src1
	or[b,w,l,q] src1,src2/dst	src2/dst  = src1
٨	xor[b,w,l,q] src1,src2/dst	src2/dst ^= src1
~	not[b,w,l,q] src/dst	src/dst = ~src/dst
-	neg[b,w,l,q] src/dst	src/dst = (~src/dst) + 1
++	inc[b,w,l,q] src/dst	src/dst += 1
	dec[b,w,l,q] src/dst	src/dst -= 1
* (signed)	imul[b,w,l,q] src1,src2/dst	src2/dst *= src1
<< (signed)	sal cnt, src/dst	src/dst = src/dst << cnt
<< (unsigned)	shl cnt, src/dst	src/dst = src/dst << cnt
>> (signed)	sar cnt, src/dst	<pre>src/dst = src/dst &gt;&gt; cnt</pre>
>> (unsigned)	shr cnt, src/dst	<pre>src/dst = src/dst &gt;&gt; cnt</pre>
==, <, >, <=, >=, != (src2 ? src1)	<pre>cmp[b,w,l,q] src1, src2 test[b,w,l,q] src1, src2</pre>	cmp performs: src2 - src1 test performs: src1 & src2



#### 指令集的分类2 – 计算指令

和某大学 PEKING UNIVERSITY

0x00204

rax

0x00204

0x00200

·利用ALU来完成实际计算任务

#### · 基于给定数据尺寸执行算术/逻辑操作

· 限制: 两个操作数都不能是存储器

- Format
  - add[b,w,l,q] src2, src1/dst Work from right->left->right
  - Example 1: addq %rbx, %rax (%rax += %rbx)
  - Example 2: subq %rbx, %rax (%rax -= %rbx)

#### Initial Conditions

- addl \$0x12300, %eax
- addq %rdx, %rax
- andw 0x200, %ax
- orb 0x203, %al
- subw \$14, %ax
- addl \$0x12345, 0x204

# 0f0f ff00 0x00200 ffff ffff ffff 1234 5678 rdx 0000 0000 0000 cc33 aa55 rax 0000 0000 cc34 cd55 rax ffff ffff de69 23cd rax ffff ffff de69 2300 rax ffff ffff de69 230f rax

ffff ffff de69 2301

7655 5555

0f0f ff00

Memory / RAM 7654 3210

**Processor Registers** 

#### 指令集的分类2 - 计算指令: 实际案例



#### ・计算指令配合传输指令完成一个代码的编译过程




```
// data = %edi
// val = %esi
// i = %edx
int f1(int data[], int* val, int i)
{
   int sum = *val;
   sum += data[i];
   return sum;
}
```

#### **Original Code**

```
struct Data {
   char c;
   int d;
};

// ptr = %edi
// x = %esi
int f1(struct Data* ptr, int x)
{
   ptr->c++;
   ptr->d -= x;
}
```

Original Code



#### **Compiler Output**

```
f1:

addb $1, (%edi)
subl %esi, 4(%edi)

ret
```

**Compiler Output** 


#### 指令集的分类3 - 控制指令



· 控制指令地址跳跃

#### 适用于if、case判断语句以及for、while等循环语句等等

将会在后续分支预测等内容深入讲解



#### 指令集的分类4 - 系统指令



· 与上层操作系统OS对接,例如OS可更改register内容等

## 北京大学-智能硬件体系结构

编译器设计内容

2024年秋季学期

主讲:陶耀宇、李萌

#### 代表性指令集: RISC-V一种典型的RISC指令



· 完全开源, 扩展性较好, 指令种类多

31	:25	24:20	19:15	14:12	11:7	6:0		• i mm:	signed immediate in imm <sub>11:0</sub>
fur	nct7	rs2	rs1	funct3	rd	ор	R-Type	• uimm:	5-bit unsigned immediate in imm <sub>4:0</sub>
imm <sub>1</sub>	1:0		rs1	funct3	rd	ор	I-Type	• upimm:	20 upper bits of a 32-bit immediate, in imm <sub>31:12</sub>
imm <sub>1</sub>	1:5	rs2	rs1	funct3	imm <sub>4:0</sub>	ор	S-Type	<ul><li>Address:</li><li>[Address]:</li></ul>	memory address: rs1 + SignExt(imm <sub>11:0</sub> ) data at memory location Address
imm <sub>1</sub>	2,10:5	rs2	rs1	funct3	imm <sub>4:1,11</sub>	ор	B-Type	• BTA:	branch target address: PC + SignExt({imm <sub>12:1</sub> , 1'b0})
imm <sub>3</sub>	31:12				rd	ор	U-Type	• JTA:	jump target address: PC + SignExt({imm <sub>20:1</sub> , 1'b0})
imm <sub>2</sub>	20,10:1,11,19	9:12			rd	ор	J-Type	<ul><li>label:</li><li>SignExt:</li></ul>	text indicating instruction address value sign-extended to 32 bits
fs3	funct2	fs2	fs1	funct3	fd	ор	R4-Type	• ZeroExt:	value zero-extended to 32 bits
5 bits	2 bits	5 bits	5 bits	3 bits	5 bits	7 bits		• csr:	control and status register

Figure B.1 RISC-V 32-bit instruction formats

#### 代表性指令集: MIPS一种典型的RISC指令



- ・指令长度固定,相对简单 (单周期指令)
  - · 3种CPU指令,都是32比特对齐words

R

- I-type (Instruction)
- J-type (Jump)
- R-type (Register)
- Opcode
  - 6-bit operation code
  - There are 3 different register specifiers:
    - RD 5-bit destination register
    - RS 5-bit source register
    - RT 5-bit target register

31 26 25 21 20 16 15 11 10 6 5	funct			namt	rd			rt		rs		de	opcode			
	0	5	•	6	10	11		15	16		20	21		25	26	31

ор	code		rs		rt	immediate				
31	26	25	21	20	16	15		0		


opc	ode		address	
31	26	25	0	



• SISD、SIMD、MISD、MIMD的扩展 problem instructions CPU problem 并行计算 CPU instructions CPU **CPU** CPU DATA Single STREAM Multiple Single Instruction Single Instruction CUDA Single Data Multiple Data Compute Unified Device Architecture Single **SIMD** nvcc 🗸 SISD Parallel Thread Execution PTX INSTRUCTION CUDA指令集的层次 STREAM ptxas Multiple Instruction Multiple Instruction Shader ASSembly SASS ISA Single Data Multiple Data Multiple **MISD** MIMD Hardware



#### · PTX和SASS



CUDA C/C++程序编译后,一般NVCC会同时生成PTX和SASS,用户也可以指定只生成其中一种。SASS是机器码的硬件指令集,编译的SM版本与当前GPU的SM版本不对应的话是不能运行的


从SASS上抽象出来的一种更上层的软件编程模型,介于CUDA C/C++和SASS之间

SASS指令集与GPU的<u>SM架构</u>有直接对应关系,一旦硬件架 构设计完成就不再改变



#### • PTX和SASS







```
SASS
         PTX
mov.u64
         %rd50, %clock64;
                                   CS2R R128
                                   IADD3 R14
                                              R1915
                                                      R231
add.u32 %r11, 6, %r7;
                                   IADD3 R141 R123
                                                      R335
add.u32 %r12, %r5, 7;
                                   IADD3 R32 R146 R123 R231
add.u32 %r13, %r12, %r1;
                                   CS2R R133
mov.u64 %rd51, %clock64;
```

Mapping of PTX to SASS



#### • PTX和SASS





#### • PTX和SASS

	Div / Rem Instruction	Pop Instruction						
rem/div.u16/s16	multiple instructions	290	popc.b32S	POPC	6			
rem/div.s32/u32	multiple instructions	66	popc.b64	popc.b64 2*UPOPC + UIADD3				
rem/div.u64/s64	multiple instructions	420	Clz Instruction					
div.rn.f32	multiple instructions	525	clz.b32	FLO.U32 + IADD	7			
div.rn.f64	multiple instructions	426	clz.b64	UISETP.NE.U32.AND+USEL+UFLO.U32+2*UIADD3	13			
	Abs Instruction			Bfind Instruction				
abs.s16	PRMT+IABS+PRMT	4	bfind.u32	FLO.U32	6			
abs.s32	IABS	2	bfind.u64	FLO.U32+ISETP.NE.U32.AND+IADD3+BRA	164			
abs.s64	UISETP.LT.AND+UIADD3.X +UIADD3+2*USEL	11	bfind.s32	FLO	6			
abs.f16	PRMT	1	bfind.s64	multiple instructions	195			
abs.ftz.f32	FADD.FTZ	2		testp Instruction				
abs.f64	DADD or (DADD+UMOV)	4	testp.normal.f32	IMAD.MOV.U32+2*ISETP.GE.U32.AND	0 or 6			
	Brev Instruction		testp.subnor.f32	ISETP.LT.U32.AND	0 or 6			
brev.b32	BREV + SGXT.U32	2	testp.normal.f64	2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND	13			
brev.b64	2*UBREV+MOV	6	testp.subnor.f64	UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX	8			
	copysign Instruction		Other Instruction					
copysign.f32	2*LOP3.LUT or 1.5*LOP3.LUT	4	sin.approx.f32	FMUL + MUFU.SIN	8			
copysign.f64	2*ULOP3.LUT+IMAD.U32+*MOV	6	cos.approx.f32	FMUL.RZ+MUFU.COS	8			
	and/or/xor Instruction		lg2.approx.f32					
and.b16	LOP3.LUT or 1.5*LOP3.LUT	2	ex2.approx.f32	FSETP.GEU.AND+2*FMUL+MUFU.EX2	18			
and.b32	LOP3.LUT	2	ex2.approx.f16	MUFU.EX2.F16	6			
and.b64	ULOP3.LUT	2-3	tanh.approx.f32	MUFU.TANH	6			
	Not Instruction		tanh.approx.f16	MUFU.TANH.F16	6			
not.b16	LOP3.LUT	2	bar.warp.sync;	NOP	changes			
not.b32	LOP3.LUT	2	fns.b32	multiple instructions	79			
not.b64	2*ULOP3.LUT	4	cvt.rzi.s32.f32	F2I.TRUNC.NTZ	6			
	lop3 Instruction		setp.ne.s32	ISETP.NE.AND	10			
lop3.b32	IMAD.MOV.U32+LOP3.LUT	4	mov.u32 clock	CS2R.32	2			
·	cnot Instruction			Bfi Instruction				
cnot.b16	ULOP3.LUT+ISETP.EQ.U32.AND+SEL	5	bfi.b32	3*PRMT+2*IMAD.MOV+SHF.L.U32+BMSK+LOP3.LUT	11			
cnot.b32	UISETP.EQ.U32.AND+USEL	4	bfi.b64	UMOV+USHF.L.U32+(UIADD3+ULOP3.LUT)*	5			
cnot.b64	multiple instructions	11		dp4a.u32/s32 Instruction				
•	bfe Instruction		dp4a.u32.u32	IMAD.MOV.U32+IDP.4A.U8.U8	135-170			
bfe.s32/.u32	3*PRMT+2*IMAD.MOV+SHF.R.U32.HI+SGXT/.U32	11		dp2a.u32/s32 Instruction				
bfe.u64	UMOV+USHF.L.U32+(UIADD3+ULOP3.LUT)*	5	dp2a.lo.u32.u32	IMAD.MOV.U32+IDP.2A.LO.U16.U8	135-170			
bfe.s64	multiple instructions	14						








- 02. 指令集设计基础
- 03. 流水线架构基础
- 04. 流水线架构优化

#### 回顾: 什么是流水线架构

和某人学 PEKING UNIVERSITY


・流水线式运行方式 - 提高吞吐率的有效手段



#### 回顾: 什么是流水线架构




・流水线式运行方式 - 提高吞吐率的有效手段 (提高instruction/cycle, CPI)



#### 最基本的单条流水线设计示意图



• 5级流水线设计: Fetch、Decode、Execute、Memory、Writeback




#### 第一级: Fetch指令



#### · PC控制从指令Memory里读取的地址

- Design a datapath that can fetch an instruction from memory every cycle.
  - Use PC to index memory to read instruction
  - Increment the PC (assume no branches for now)
- Write everything needed to complete execution to the pipeline register (IF/ID)
  - The next stage will read this pipeline register.
  - Note that pipeline register must be edge-triggered

## 用于更新PC应对控制指令 (jmp等)




#### 第二级: Decode指令



#### ·根据指令的register从register集群中读取运算所需的值

#### 假设最简单的指令格式: opcode regA/Data regB/DestReg

- Design a datapath that reads the IF/ID pipeline register, decodes instruction and reads register file (specified by regA and regB of instruction bits).
  - Decode is easy, just pass on the opcode and let later stages figure out their own control signals for the instruction.
- Write everything needed to complete execution to the pipeline register (ID/EX)
  - Pass on the offset field and both destination register specifiers (or simply pass on the whole instruction!).
  - Including PC+1 even though decode didn't use it.




#### 第三级: Execute指令



#### ·利用ALU和加法器计算运算结果并更新下一个指令的PC值

- Design a datapath that performs the proper ALU operation for the instruction specified and the values present in the ID/EX pipeline register.
  - The inputs are the contents of regA and either the contents of regB or the offset field on the instruction.
  - Also, calculate PC+1+offset in case this is a branch.
- Write everything needed to complete execution to the pipeline register (EX/Mem)
  - ALU result, contents of regB and PC+1+offset
  - Instruction bits for opcode and destReg specifiers
  - Result from comparison of regA and regB contents




#### 第四级: Memory操作



#### ・将ALU结果或register读取结果存入Memory, 或从Memory读出

- Design a datapath that performs the proper memory operation for the instruction specified and the values present in the EX/Mem pipeline register.
  - ALU result contains address for Id and st instructions.
  - Opcode bits control memory R/W and enable signals.
- Write everything needed to complete execution to the pipeline register (Mem/WB)
  - ALU result and MemData
  - Instruction bits for opcode and destReg specifiers




#### 第五级: Writeback操作




#### · ALU计算结果或Data Memory读取的结果写回destReg

- Design a datapath that completes the execution of this instruction, writing to the register file if required.
  - Write MemData to destReg for Id instruction
  - Write ALU result to destReg for add or nand instructions.
  - Opcode bits also control register write enable signal.






• 假设运行以下指令在5级流水线上





• 假设运行以下指令在5级流水线上




初始状态: t0



#### • 假设运行以下指令在5级流水线上


北京大学

- add 1 2 3 ; reg 3 = reg 1 + reg 2
- nor 4 5 6 ; reg 6 = reg 4 nor reg 5
- lw 2 4 20 ; reg 4 = Mem[reg2+20]
- add 2 5 5 ; reg 5 = reg 2 + reg 5
- sw 3 7 10 ; Mem[reg3+10] = reg 7





・假设运行以下指令在5级流水线上






#### • 假设运行以下指令在5级流水线上



- add 1 2 3 ; reg 3 = reg 1 + reg 2
- nor 4 5 6 ; reg 6 = reg 4 nor reg 5
- lw 2 4 20 ; reg 4 = Mem[reg2+20]
- add 2 5 5 ; reg 5 = reg 2 + reg 5
- sw 3 7 10 ; Mem[reg3+10] = reg 7



Time 3 - Fetch: lw 2 4 20

nor 4 5 6


lw 2 4 20



・假设运行以下指令在5级流水线上



- add 1 2 3 ; reg 3 = reg 1 + reg 2
- nor 4 5 6 ; reg 6 = reg 4 nor reg 5
- lw 2 4 20 ; reg 4 = Mem[reg2+20]
- add 2 5 5 ; reg 5 = reg 2 + reg 5
- sw 3 7 10 ; Mem[reg3+10] =reg 7






#### ・假设运行以下指令在5级流水线上



- ; reg 6 = reg 4 nor reg 5
- ; reg 4 = Mem[reg2+20]
- ; reg 5 = reg 2 + reg 5
- 3 7 10 ; Mem[reg3+10] = reg 7






• 假设运行以下指令在5级流水线上



- add 1 2 3 ; reg 3 = reg 1 + reg 2
- nor 4 5 6 ; reg 6 = reg 4 nor reg 5
- lw 2 4 20 ; reg 4 = Mem[reg2+20]
- add 2 5 5 ; reg 5 = reg 2 + reg 5
- sw 3 7 10 ; Mem[reg3+10] =reg 7





• 假设运行以下指令在5级流水线上



- add 1 2 3 ; reg 3 = reg 1 + reg 2
- nor 4 5 6 ; reg 6 = reg 4 nor reg 5
- lw 2 4 20 ; reg 4 = Mem[reg2+20]
- add 2 5 5 ; reg 5 = reg 2 + reg 5
- sw 3 7 10 ; Mem[reg3+10] =reg 7

#### Time 7 – no more instructions 15 Inst 55 mem Data memory Bits 0-2 Bits 16-18 Bits 22-24 IF/ID ID/EX EX/Mem Mem/WB sw 3 7 10 add 2 5 5 lw



・假设运行以下指令在5级流水线上



- add 1 2 3 ; reg 3 = reg 1 + reg 2
- nor 4 5 6 ; reg 6 = reg 4 nor reg 5
- lw 2 4 20 ; reg 4 = Mem[reg2+20]
- add 2 5 5 ; reg 5 = reg 2 + reg 5
- sw 3 7 10 ; Mem[reg3+10] = reg 7

## Inst 22 mem Data memory Bits 0-2 Bits 16-18 Bits 22-24 ID/EX IF/ID EX/Mem Mem/WB

Time 8 – no more instructions

add

sw 3 7 10




#### · 假设运行以下指令在5级流水线上

#### Time 9 – no more instructions



- add 1 2 3 ; reg 3 = reg 1 + reg 2
- nor 4 5 6 ; reg 6 = reg 4 nor reg 5
- lw 2 4 20 ; reg 4 = Mem[reg2+20]
- add 2 5 5 ; reg 5 = reg 2 + reg 5
- sw 3 7 10 ; Mem[reg3+10] = reg 7



主讲



・假设运行以下指令在5级流水线上

							Tim	ie: 1	2	3	4	5	6	7	8	9
	add	1	2	3	;	reg 3 = reg 1 + reg 2	ado	fetch	decode	execute	memory	writeback				ŕ
•	nor lw add	4 2	5 4	6 20 5	;	reg 6 = reg 4 nor reg 5 reg 4 = Mem[reg2+20] reg 5 = reg 2 + reg 5	noi		fetch	decode	execute	memory	writeback			
•	sw			10		: Mem[reg3+10] =reg 7	lw	,		fetch	decode	execute	memory	writeback		
							ado	ı			fetch	decode	execute	memory	writeback	
							sw	,		1		fetch	decode	execute	memory	writeback

思想自由兼容并包 <35 >







- 02. 指令集设计基础
- 03. 流水线架构基础
- 04. 流水线架构优化


# 简单5级流水线可能存在什么问题?



- **Data hazards**: since register reads occur in stage 2 and register writes occur in stage 5 it is possible to read the wrong value if it is about to be written.
- **Control hazards**: A branch instruction may change the PC, but not until stage 4. What do we fetch before that?
- Exceptions: Sometimes we need to pause execution, switch to another task (maybe the OS), and then resume execution... how to we make sure we resume at the right spot



· RAW问题: Read After Write数据冲突




If not careful, nor will read a stale value of register 3

思想自由 兼容并包




· RAW问题: Read After Write数据冲突






## · RAW问题: Read After Write数据冲突

- 1. add 1 2 3
- 2. nor 3 4/5
- 3. add 6 3 7
- 4. lw 3 6 10
- 5. sw 6 2 12






进阶解决办法: Detect and Forward



· RAW问题: Read After Write数据冲突



进阶解决办法: Detect and Forward


思想自由 兼容并包



#### • Detect and Forward案例


#### Cycle 3前半段








#### • Detect and Forward案例




#### Cycle 3后半段






#### Detect and Forward案例

#### Cycle 4前半段 (forwarding)








#### • Detect and Forward案例

#### Cycle 4后半段







#### Detect and Forward案例




nand  $\frac{3}{4}$  4 5 // r5 = r3 NAND r4

add 637 // r7 = r3 + r6

lw 3 6 10 // r6 = MEM[r3+10]

sw 6 2 12 // MEM[r6+12]=r2


## Cycle 5前半段






#### Detect and Forward案例

#### Cycle 5后半段







- WAW和WAR问题: Write After Write和Write After Read
- False or Name dependencies
  - WAW Write after Write

R1=R2+R3

R1=R4+R5

- WAR - Write after Read

R2=R1+R3

R1=R4+R5


- 在顺序的单条5级流水线上不会出现问题
- · 指令乱序执行则会出现问题,可利用Register重命名解决(后续乱序执行深入讲解)



#### · Branch类指令

- Fetch: read instruction from memory
- Decode: read source operands from reg
- Execute: calculate target address and test for equality
- Memory: Send target to PC if test is equal
- Writeback: Nothing left to do







#### · 如何解决Control Hazards

#### **Avoidance** (static)

- No branches?
- Convert branches to predication
  - Control dependence becomes data dependence

## **Detect and Stall** (dynamic)

Stop fetch until branch resolves

#### **Speculate and squash** (dynamic)

Keep going past branch, throw away instructions if wrong




· Detection and Stall: 检测-停顿机制

#### Detection

 In decode, check if opcode is branch or jump

#### Stall

- Hold next instruction in Fetch
- Pass noop to Decode
- CPI increases on every branch
- Are these stalls necessary? Not always!
  - Assume branch is NOT taken
    - Keep fetching, treat branch as noop
    - If wrong, make sure bad instructions don' t complete






· Speculate and Squash: 投机-制止机制

## Speculate "Not-Taken"

Assume branch is not taken

## Squash

- Overwrite opcodes in Fetch,
   Decode, Execute with noop
- Pass target to Fetch





· Speculate and Squash: 投机-制止机制的问题

Always assumes branch is not taken

Can we do better? Yes.


- Predict branch direction and target!
- Why possible? Program behavior repeats.

More on branch prediction to come...

## 如何提高指令运行的并行度?



Instruction-level parallelism



#### 两大限制:


Upper Bound on Scalar Pipeline
 Throughput

Performance Lost Due to Rigid Inorder Pipeline

# 并行度的来源



・简单并行流水线



More complex hazard detection

- 2X pipeline registers to forward from
- 2X more instructions to check
- 2X more destinations (MUXes)
- Need to worry about dependent instructions in the same stage

# Superscalar: 超标量的概念



### Instruction-level parallelism

#### Instruction parallelism


Number of instructions being worked on

Scalar Pipeline (baseline)

Instruction Parallelism = D

Operation Latency = 1

Peak IPC = 1



#### **Peak IPC**


The maximum sustainable number of instructions that can be executed per clock.

Superscalar (Pipelined) Execution

IP = DxN

OL = 1 baseline cycles

Peak IPC = N per baseline cycle





Missed Speedup in In-Order Pipelines


What's happening in cycle 4?

- mulf stalls due to RAW hazard
  - OK, this is a fundamental problem
- subf stalls due to pipeline hazard
  - Why? subf can' t proceed into D because mulf is there
  - That is the only reason, and it isn't a fundamental one

Why can' t subf go into D in cycle 4 and E+ in cycle 5?




- Instruction-level parallelism
  - CPI of in-order pipelines degrades sharply if the machine parallelism is increased beyond a certain point.
    - when NxM approaches average distance between dependent instructions
  - Forwarding is no longer effective
    - Pipeline may never be full due to frequent dependency stalls!





The Problem With In-Order Pipelines



- In-order pipeline
  - Structural hazard: 1 insn register (latch) per stage
    - 1 instruction per stage per cycle (unless pipeline is replicated)
    - Younger instr. can' t "pass" older instr. without "clobbering" it
- Out-of-order pipeline
  - Implement "passing" functionality by removing structural hazard

思想自由 兼容并包

#### 和某大学 PEKING UNIVERSITY

#### ・乱序执行完全在硬件实现

- Dynamic scheduling
  - Totally in the hardware
  - Also called "out-of-order execution" (OoO)
- Fetch many instructions into instruction window
  - Use branch prediction to speculate past (multiple) branches
  - Flush pipeline on branch misprediction
- Rename to avoid false dependencies (WAW and WAR)
- Execute instructions as soon as possible
  - Register dependencies are known
  - Handling memory dependencies more tricky (much more later)
- Commit instructions in order
  - · Any strange happens before commit, just flush the pipeline
- Current machines: 100+ instruction scheduling window

#### **Out-of-order execution**

Execute instructions in non-sequential order...

- +Reduce RAW stalls
- +Increase pipeline and functional unit (FU)

utilization

Original motivation was to increase FP unit utilization

+Expose more opportunities for parallel issue (ILP)


Not in-order → can be in parallel

...but make it appear like sequential execution Important

-But difficult

Next few lectures





- Instructions fetch/decoded/renamed into Instruction Buffer
  - Also called "instruction window" or "instruction scheduler"
- Instructions (conceptually) check ready bits every cycle
  - Execute when ready

# 数据依赖与数据冲突



• 数据依赖存在于原始任务逻辑,与硬件体系结构如何设计无关

- A dependency exists independent of the hardware.
  - So if Inst #1's result is needed for Inst #1000 there is a dependency
  - It is only a hazard if the hardware has to deal with it.
    - So in our pipelined machine we only worried if there wasn't a
       "buffer" of two instructions between the dependent instructions.

## 数据依赖



## True/False Data Dependencies

- True data dependency
  - RAW Read after Write
     R1=R2+R3

$$R4=R1+R5$$

- True dependencies prevent reordering
  - (Mostly) unavoidable

- False or Name dependencies
  - WAW Write after Write

WAR – Write after Read

- False dependencies prevent reordering
  - Can they be eliminated? (Yes, with renaming!)

# 数据依赖图




## True/False Data Dependencies

$$R1=MEM[R2+0]$$
 // A

$$R2=R2+4$$
 // B

$$MEM[R2+0]=R3$$
 // D
















## 数据依赖图



## True/False Data Dependencies

R1=MEM[R3+4]	// A
R2=MEM[R3+8]	// B
R1=R1*R2	// C
MEM[R3+4]=R1	// D
MEM[R3+8]=R1	// E
R1=MEM[R3+12]	// F
R2=MEM[R3+16]	// G
R1=R1*R2	// H
MEM[R3+12]=R1	// I
MEM[R3+16]=R1	// J



- Well, logically there is no reason for F-J to be dependent on A-E.
   So.....
  - ABFG
  - CH
  - DEIJ
  - Should be possible.
- But that would cause either C or H to have the wrong reg inputs
- How do we fix this?
  - Remember, the dependency is really on the *name* of the register
  - So... change the register names!

# 寄存器重命名



・ 寄存器Register重命名概念

- The register names are arbitrary
- The register name only needs to be consistent between writes.


The value in R1 is "alive" from when the value is written until the last read of that value.

# 寄存器重命名




# ·寄存器Register重命名的效果

R1=MEM[R3+4]	// A
R2=MEM[R3+8]	// B
R1=R1*R2	// c
MEM[R3+4]=R1	// D
MEM[R3+8]=R1	// E
R1=MEM[R3+12]	// F
R2=MEM[R3+16]	// G
R1=R1*R2	// H
MEM[R3+12]=R1	// I
MEM[R3+16]=R1	// J



//A
//B
//c
//D
//E
//F
//G
//H
//I
<b>//</b> J



RAW WAW WAR

## 寄存器重命名



## 寄存器Register重命名机制

- Every time an architecture register is written we assign it to a physical register
  - Until the architected register is written again, we continue to translate it to the physical register number
  - Leaves RAW dependencies intact
- It is really simple, let's look at an example:
  - Names: r1,r2,r3
  - Locations: p1,p2,p3,p4,p5,p6,p7
  - Original mapping:  $r1\rightarrow p1$ ,  $r2\rightarrow p2$ ,  $r3\rightarrow p3$ , p4-p7 are

FreeList

#### **Architecture register**

虚拟的架构寄存器

#### **Physical register**

实际的电路寄存器

MapTable		
r1	r2	r3
p1	p2	р3
p4	p2	<b>p</b> 3
p4	p2	<b>p</b> 5
p4	<b>p</b> 2	p6

p4,p5,p6,p7
p5,p6,p7
p6,p7
<b>p</b> 7

r2,r3,r1
r2, r1, r3
r2, r3, r3
r1,4,r1

Orig. insns

ld r2, r3, r1	add p2,p3,p4
b r2, r1, r3	sub p2,p4,p5
11 r2, r3, r3	mul p2 p5, p6
v r1,4,r1	$\operatorname{div} p4,4,p7$