



北京大学
PEKING UNIVERSITY

智能硬件体系结构

第四讲：数字逻辑与复杂计算单元

主讲：陶耀宇、李萌

2025年秋季

• 课程作业情况

- CLAB平台将在下周课前配置完毕，届时助教会通知
- **第一次作业将在10月17日发布，11月7号截止**
- 本次课程将覆盖基本数字逻辑设计
- 下一次课程开始进入硬件体系结构知识
 - 附带讲解Verilog语言语法和代码编写范式
- 课程资料参照：<https://aiarchpku.com>
- CLAB问题请联系助教李中源同学，后续Lab相关问题联系助教詹喆同学

目录




CONTENTS



- 01. CMOS晶体管与静态逻辑**
- 02. 电路延迟分析与逻辑功效**
- 03. 动态逻辑电路与时序电路**
- 04. 复杂计算单元与线路分析**

什么是电路的延迟


- 以Inverter反相器为例



什么是电路的延迟

- 一阶RC延迟分析


A First-Order RC Network



$$V_{out}(t) = (1 - e^{-t/\tau})V_{DD} = \frac{1}{2}V_{DD}$$
$$\tau = R \times C$$
$$e^{-t/\tau} = \frac{1}{2}$$
$$-t/\tau = -\ln 2$$
$$t_p = \ln(2)\tau = 0.69R \times C \quad t = \ln(2)\tau$$


反相器延迟

- 利用一阶RC延迟分析方法



$$V_{in} = 0$$

(a) Low-to-high



$$V_{in} = V_{DD}$$

(b) High-to-low

$$t_{pHL} = f(R_N \times C_L)$$

$$t_{pHL} = 0.69 R_N \times C_L$$

$$t_{pLH} = 0.69 R_P \times C_L$$

- 利用一阶RC延迟分析方法

$$t_{pHL} = f(R_N \times C_L)$$

$$t_{pHL} = 0.69 R_N \times C_L$$

$$t_{pLH} = 0.69 R_P \times C_L$$

- 利用较小的电容 – 降低C

- 版图紧凑, 布局合理

- 保持较短走线&减少diffusion routing

- 增加晶体管尺寸 – 降低 R


- 避免self-loading出现, 否则会导致寄生电容增大

- 增加电源电压

- 同时会影响可靠性与功耗, 因而一般不采用

输入Pattern对延迟的影响

• 利用一阶RC延迟分析方法




电路延迟与输入的顺序有关!


- Ignore C_{int} for the moment!
- Low to high transition
 - both inputs go low
 - delay is $0.69 R_p/2 C_L$
 - one input goes low
 - delay is $0.69 R_p C_L$
- High to low transition
 - both inputs go high
 - delay is $0.69 2R_n C_L$

利用Transistor Ordering提升逻辑速度

- 复杂的Transistor Ordering需要仿真工具支持



延迟由 C_L 与 C_1 放电时间决定




延迟由 C_L 放电时间决定

• 拓展多级的RC模型

- 导通晶体管看作电阻
- 电路网络建模为RC阶梯
- RC阶梯的Elmore延迟
- Apply to complex gates (i.e., stacks), also interconnect (later)

$$t_{pd} \approx \sum_{\text{nodes } i} R_{i-to-source} C_i$$

$$= R_1 C_1 + (R_1 + R_2) C_2 + \dots + (R_1 + R_2 + \dots + R_N) C_N$$




目 录

CONTENTS



- 01. 晶体管与逻辑门电路基础**
- 02. 电路延迟分析与逻辑功效**
- 03. 动态逻辑电路与时序电路**
- 04. 复杂计算单元与线路分析**

• 电路为什么需要一个时钟?




无时钟：非常难以控制每一个信号的有效时间

引入时钟：每隔一段计算将结果同步一次


电路时序的基本概念

• 同步时序 (Synchronous Timing)




寄存器 (Register) 组合逻辑 (各种逻辑门电路)

在芯片内用于暂存随时可能需要改变的数据




电路时序的基本概念

• 同步时序 (Synchronous Timing)





寄存器 (Register) 组合逻辑 (各种逻辑门电路)

用于暂存随时可能需要改变的数据



• 同步时序 (Synchronous Timing)

Timing Metrics





$$T_{c-q} + t_{plogic,min} \geq t_{hold}$$

$$T \geq t_{c-q} + t_{plogic,max} + t_{su}$$

电路时序的基本概念


• 时钟的不稳定性



Minimum cycle time:

$$T \geq t_{c-q} + t_{su} + t_{logic} - \delta$$

最坏情况为接收边沿过早到达 (negative δ)



Hold time constraint:

$$t_{(c-q, cd)} + t_{(logic, cd)} > t_{hold} + \delta$$

最坏情况为接收边沿过晚到达 (正偏差)
数据和时钟之间的竞争

Cd: contamination delay (最快可能延迟)

目 录

CONTENTS



- 01. 晶体管与逻辑门电路基础**
- 02. 电路延迟分析与逻辑功效**
- 03. 动态逻辑电路与时序电路**
- 04. 数据格式与复杂计算单元**

- 最基础的二进制数据格式 – 原码（无符号数）

329
10² 10¹ 10⁰

$$3 \times 100 + 2 \times 10 + 9 \times 1 = 329$$

most significant least significant
101
2² 2¹ 2⁰

$$1 \times 4 + 0 \times 2 + 1 \times 1 = 5$$

2 ²	2 ¹	2 ⁰	
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

An n -bit unsigned integer

represents 2^n values:

from 0 to $2^n - 1$

- 最基础的二进制数据格式 – 原码（无符号数）

$$\begin{array}{r} 10010 \\ + 1001 \\ \hline 11011 \end{array}$$
$$\begin{array}{r} 10010 \\ + 1011 \\ \hline 11101 \end{array}$$
$$\begin{array}{r} 1111 \\ + 1 \\ \hline 10000 \end{array}$$
$$\begin{array}{r} 10111 \\ + 111 \\ \hline 11110 \end{array}$$

• 有符号数的表现格式

一个n bit数可以表示 2^n 不同的值

- 近一半赋值到正整数($1 \sim (2^{n-1}-1)$)
近一半赋值到负整数($(-(2^{n-1}-1)) \sim (-1)$)
- 还剩下两个值：表示0

正整数

同无符号数– 最高位为0

00101 = 5

负整数

对于原码来说，将最高位设为1代表负数，其他比特同无符号数一样

10101 = -5

总结

• 有符号数的表现格式 – 补码

原码(sign-magnitude)有什么问题？

0有两种重复表示 (+0 and -0)

计算电路复杂

对负数做加法时，实际上需要减法操作

需要考虑减法中的借位操作

00101	(5)	01001	(9)
+ 11011	(-5)	+ 10111	(-9)
00000	(0)	00000	(0)

2的补码表示方法可以让计算电路更简单

- 对于每个正数 X ，保证其相反数 $(-X)$ 满足 $X + (-X) = 0$ ，其中的加法为忽略最高位进位的普通加法

- 有符号数的表现格式 – 补码

若数字为正数或是0

- 正常二进制表示方法

若数字为负数

- 写出和它互为相反数的那个正数
- 翻转每一个比特
- 最后加1

$$\begin{array}{r} 00101 \quad (5) \\ 11010 \quad (1's \text{ comp}) \\ + \quad \underline{1} \\ 11011 \quad (-5) \end{array}$$


$$\begin{array}{r} 01001 \quad (9) \\ 10110 \quad (1's \text{ comp}) \\ + \quad \underline{1} \\ 10111 \quad (-9) \end{array}$$

• 定点数 – Fixed-point

如何表示分数？

- 使用二进制小数点来分开2的正数次幂和负数次幂（同十进制相似）
- 2的补码加法和减法依然成立

➤ 前提时小数点对齐


$$\begin{array}{r} 00101000.101 \quad (40.625) \\ + 11111110.110 \quad (-1.25) \\ \hline 00100111.011 \quad (39.375) \end{array}$$

$2^{-1} = 0.5$
 $2^{-2} = 0.25$
 $2^{-3} = 0.125$

No new operations -- same as integer arithmetic.

- 特别大和特别小的数：浮点数 – Floating-point


Large values: 6.023×10^{23} -- requires 79 bits

Small values: 6.626×10^{-34} -- requires >110 bits

使用科学计数法的等效： $F \times 2^E$

需要表示分数F (fraction), 指数E (exponent), and 符号位S(sign).

IEEE 754 浮点数标准(32-bits):



$$N = -1^S \times 1.\text{fraction} \times 2^{\text{exponent} - 127}, \quad 1 \leq \text{exponent} \leq 254$$


$$N = -1^S \times 0.\text{fraction} \times 2^{-126}, \quad \text{exponent} = 0$$

- Single-precision IEEE floating point number:
10111110100000000000000000000000
- ↑ ↑ ↑
sign *exponent* *fraction*


- Value = $-1.5 \times 2^{(126-127)} = -1.5 \times 2^{-1} = -0.75$.

• 简单1bit加法器电路

- $C_o = AB + BC_i + AC_i = AB + (A + B)C_i$
- $S = A \oplus B \oplus C_i = ABC_i + \overline{C_o}(A + B + C_i)$
- 28 transistors



- Ripple Carry加法器电路




最差延迟与比特数呈线性关系

$$t_d = O(N)$$

$$t_{adder} = (N-1)t_{carry} + t_{sum}$$

目标：设计拥有最快可能进位路径的电路

• 基于PGK的加法器设计方法



Generate (G) = AB

Propagate (P) = $A \oplus B$

– Generate: $C_{out} = 1$ independent of C_{in}

- $G = A \cdot B$

– Propagate: $C_{out} = C_{in}$

- $P = A \oplus B$

– Kill: $C_{out} = 0$ independent of C_{in}

- $K = \sim A \cdot \sim B$

$$C_o(G, P) = \underline{G + PC_i} \quad \left. \begin{array}{l} P = A \oplus B \\ P = A + B \end{array} \right\}$$
$$S(G, P) = P \oplus C_i$$

• 基于PGK的加法器设计方法


Carry-Ripple using P and G

$$C_{i:0} = G_i + P_i \cdot C_{i-1:0}$$

$$G_{0:0} = C_{in}$$

$$P_{0:0} = 0$$

$$C_{out,i} = G_{i:0}$$



$$C_{0,1} = G_1 + P_1 C_{in}$$


$$C_{0,2} = G_2 + P_2 C_{0,1}$$

$$G_{1:0} = G_1 + P_1 G_0$$


$$G_{2:0} = G_2 + P_2 G_{1:0}$$

$$t_{adder} = t_{setup} + (N-1) t_{carry} + \max(t_{carry}, t_{sum})$$

- 基于PGK的加法器设计方法




PG生成逻辑




Carry Ripple的PG图

- 基于PGK的加法器设计方法 – 复杂PG树加法器




$\log_2(N)$

$G_{13:0} = G_{13:6} + P_{13:6} G_{5:0}$
 $G_{13:6} = G_{13:10} + P_{13:0} G_{9:6}$
 $P_{13:6} = P_{13:10} P_{9:6}$
 $G_{5:0} = G_{5:2} + P_{5:2} G_{1:0}$




• 基于PGK的加法器设计方法 – 复杂PG树加法器

Brent-Kung



$\log_2(n)$


Sklansky



- Uneven sizing (10:8) + (7:0)
- Large fanout

Han-Carlson

$\log_2(n) + 1$



Low fanout, tradeoff between logic levels and wiring
Reduces wire length by half! $\rightarrow$ half power compared to Kogge Stone

- Kogge-Stone: low logic levels, low fanout, high wiring
- Brent-Kung: low fanout, low wiring, high logic levels
- Sklansky: low logic levels, low wiring, high fanout

- 乘法器设计的核心是部分和累加

Example:

$$\begin{array}{r} 1100 : 12_{10} \\ 0101 : 5_{10} \\ \hline 1100 \\ 0000 \\ 1100 \\ 0000 \\ \hline 00111100 : 60_{10} \end{array}$$

multiplicand

multiplier

partial
products

product

M x N比特乘法

- 产生N个M比特部分乘积
- 求和得到M+N比特的结果

- 乘法器设计的核心是部分和累加

Multiplicand: $Y = (y_{M-1}, y_{M-2}, \dots, y_1, y_0)$

Multiplier: $X = (x_{N-1}, x_{N-2}, \dots, x_1, x_0)$

Product:
$$P = \left(\sum_{j=0}^{M-1} y_j 2^j \right) \left(\sum_{i=0}^{N-1} x_i 2^i \right) = \sum_{i=0}^{N-1} \sum_{j=0}^{M-1} x_i y_j 2^{i+j}$$


							y_5	y_4	y_3	y_2	y_1	y_0	multiplicand multiplier
							x_5	x_4	x_3	x_2	x_1	x_0	
							x_0y_5	x_0y_4	x_0y_3	x_0y_2	x_0y_1	x_0y_0	partial products
				x_1y_5			x_1y_4	x_1y_3	x_1y_2	x_1y_1	x_1y_0		
			x_2y_5	x_2y_4			x_2y_3	x_2y_2	x_2y_1	x_2y_0			
		x_3y_5	x_3y_4	x_3y_3			x_3y_2	x_3y_1	x_3y_0				
	x_4y_5	x_4y_4	x_4y_3	x_4y_2			x_4y_1	x_4y_0					
	x_5y_5	x_5y_4	x_5y_3	x_5y_2	x_5y_1	x_5y_0							product
p_{11}	p_{10}	p_9	p_8	p_7	p_6	p_5	p_4	p_3	p_2	p_1	p_0		

multiplicand
multiplier

partial
products

product



Each dot represents a bit



乘法器设计

- 乘法器设计的核心是部分和累加

Each dot represents a bit



• 如何减少部分和累加的次数?

- 阵列乘法器需要N个部分结果
- 如果我们将乘数以r bits为单位分组做乘法, 我们将获得N/r个部分结果

x
(0 0)
(0 1)
(1 0)
(1 1)

- Faster and smaller?
- Called radix- 2^r encoding

Ex: $r = 2$: look at pairs of bits

– Form partial products of 0, Y, 2Y, 3Y

– First three are easy, but 3Y requires adder ☹

	1	1	0	0
	(0	1)	(0	1)
	a	a	a	a
b	b	b	b	

• 如何减少部分和累加的次数 – 布斯编码 (Radix-2^r)

- $PP_i = 3Y$ 时, 可以用 $-Y$ 表示并在下一级部分积中加 $4Y$
通过这种方式, 部分积的计算中只用到了移位和补码计算
- 相似的, $PP_i = 2Y$ 时, 可以用 $-2Y$ 表示并在下一级部分积中加 $4Y$

Inputs			Partial Product	Booth Selects		
x_{2i+1}	x_{2i}	x_{2i-1}	PP_i	$SINGLE_i$	$DOUBLE_i$	NEG_i
0	0	0	0	0	0	0
0	0	1	Y	1	0	0
0	1	0	Y	1	0	0
0	1	1	$2Y$	0	1	0
1	0	0	$-2Y$	0	1	1
1	0	1	$-Y$	1	0	1
1	1	0	$-Y$	1	0	1
1	1	1	$-0 (= 0)$	0	0	1

$4Y - 2Y = 2Y$
 $4Y - Y = 3Y$

Y
 $-Y$
 Y

• 如何减少部分和累加的次数 – 布斯编码 (Radix-2^r)

布斯编码的几点要求:

- 乘数、被乘数、结果均为补码
- 乘法计算前应在乘数末尾补零
- 被乘数双符号位
- 符号位参与计算

Inputs			Partial Product	Booth Selects		
x_{2i+1}	x_{2i}	x_{2i-1}	PP_i	SINGLE _i	DOUBLE _i	NEG _i
0	0	0	0	0	0	0
0	0	1	Y	1	0	0
0	1	0	Y	1	0	0
0	1	1	2Y	0	1	0
1	0	0	-2Y	0	1	1
1	0	1	-Y	1	0	1
1	1	0	-Y	1	0	1
1	1	1	-0 (= 0)	0	0	1

假设计算 $Y \times Q = -6 \times -7$, Q 是乘数, Y 是被乘数 (4bit)

1、 $Y = -6 = 1010$ $Q = -7 = 1001$ $-Y = 6 = 0110$

2、乘数 Q 后补零, $Q = 10010$

3、被乘数双符号位, $Y = 11010$, $-Y = 00110$

3、乘法步骤 (A为部分和、Q为乘数)

Step 1: $Q = 10010$

$PP = 11111010$ $Q = 1001$ $Q-1 = 0$ 补码符号扩展

Step 2: $Q = 10010$

$PP = 00110000$ $Q = 1001$ $Q-1 = 0$ 左移补零

结果: 11111010 (-6) + 00110000 (48) = 42

• 如何减少部分和累加的次数 – 布斯编码 (Radix-2^r)

布斯编码的几点要求:

- 乘数、被乘数、结果均为补码
- 乘法计算前应在乘数末尾补零
- 被乘数双符号位
- 符号位参与计算

Inputs			Partial Product	Booth Selects		
x_{2i+1}	x_{2i}	x_{2i-1}	PP_i	SINGLE _i	DOUBLE _i	NEG _i
0	0	0	0	0	0	0
0	0	1	Y	1	0	0
0	1	0	Y	1	0	0
0	1	1	2Y	0	1	0
1	0	0	-2Y	0	1	1
1	0	1	-Y	1	0	1
1	1	0	-Y	1	0	1
1	1	1	-0 (= 0)	0	0	1

假设计算 $Y \times Q = -6 \times 7$, Q 是乘数, Y 是被乘数 (6bit)

1、 $Y = -6 = 111010$ $Q = 7 = 000111$ $-Y = 6 = 000110$

2、乘数 Q 后补零, $Q = 0001110$

3、被乘数双符号位, $Y = 1111010$, $-Y = 0000110$

3、乘法步骤 (A为部分和、Q为乘数)

Step 1: $Q = 0001\underline{11}0$

$PP = 000000000110$ $Q = 0001\underline{11}$ $Q-1 = 0$ 补码符号扩展

Step 2: $Q = 00\underline{011}10$

$PP = 111111010000$ $Q = 000\underline{111}$ $Q-1 = 0$ 左移/符号位扩展


Step3: $Q = \underline{000}1110$

结果 = 000000000110 (6) + 111111010000 (-48) = -42

- Shifter也是重要的数字电路模块之一

```
module barrel_shifter
(
    input logic [7:0] a,
    input logic [2:0] amt,
    output logic [7:0] y
);

always_comb
    case (amt)
        3'b000: y = a;
        3'b001: y = {a[0], a[7:1]};
        3'b010: y = {a[1:0], a[7:2]};
        3'b011: y = {a[2:0], a[7:3]};
        3'b100: y = {a[3:0], a[7:4]};
        3'b101: y = {a[4:0], a[7:5]};
        3'b110: y = {a[5:0], a[7:6]};
        3'b111: y = {a[6:0], a[7]};
        default: y = a;
    endcase
endmodule
```



为什么需要状态机

- 控制电路的基石

Step 1 – 定义状态并画出状态转换图

Step 2 – 给每一个状态赋值并更新状态转换图


Step 3 – 根据状态转换图写出下一状态和输出的逻辑表达式

Step 4 – 画出实际电路图

状态将在每一个时钟上升沿更新

为什么需要状态机

- 控制电路的基石



- 控制电路的基石

状态机实例1 – 控制一个红绿灯




- 仅考虑红灯和绿灯，灯转换的速度不快于每次30s (0.033 Hz 时钟)
- 2个输出
 - NSlight: 1=南北向为绿灯; 0=南北向红灯
 - EWlight: 1=东西向为绿灯; 0=东西向为红灯
- 2个输入
 - Nscar: 1=南北向有车等; 0=南北向无车等
 - Ewcar: 1=东西向有车等; 0=南北向无车等
- 规则
 - 交通灯切换到另一个方向当且仅当另一方向有车等
 - 否则，保持当前交通灯不变

- 控制电路的基石

状态机实例1 – 控制一个红绿灯

- 2个输出
 - NSlight: 1=南北向为绿灯; 0=南北向红灯
 - EWlight: 1=东西向为绿灯; 0=东西向为红灯
- 2个输入
 - Nscar: 1=南北向有车等; 0=南北向无车等
 - Ewcar: 1=东西向有车等; 0=南北向无车等
- 规则
 - 交通灯切换到另一个方向当且仅当另一方向有车等
 - 否则, 保持当前交通灯不变

- 需要2个状态
 - Nsgreen、EWgreen



- 控制电路的基石


状态机实例1 – 控制一个红绿灯

- 需要2个状态
 - Nsgreen、EWgreen

Current state	Inputs		Next state
	NScar	EWcar	
NSgreen	0	0	NSgreen
NSgreen	0	1	EWgreen
NSgreen	1	0	NSgreen
NSgreen	1	1	EWgreen
EWgreen	0	0	EWgreen
EWgreen	0	1	EWgreen
EWgreen	1	0	NSgreen
EWgreen	1	1	NSgreen

EWCar=0, NSCar=0 or 1

NSCar=0, EWCar=0 or 1



Current state	Outputs	
	NSlite	EWlite
NSgreen	1	0
EWgreen	0	1

$$\text{NextState} = (\overline{\text{CurrentState}} \cdot \text{EWcar}) + (\text{CurrentState} \cdot \overline{\text{NScar}})$$

$$\text{NSlite} = \overline{\text{CurrentState}}$$

$$\text{EWlite} = \text{CurrentState}$$

状态机实例1 - 控制一个红绿灯

Current state	Outputs	
	NSlite	EWlite
NSgreen	1	0
EWgreen	0	1

$$\text{NSlite} = \overline{\text{CurrentState}}$$

Logic diagram of a 1-bit state element. The circuit includes inputs **NSlite**, **EWlite**, and **Clock**. **NSlite** is inverted and then ANDed with **EWlite**. The output of this AND gate is ANDed with the output of the flip-flop (**Q**). The output of this second AND gate is ORed with the output of the first AND gate. The output of the OR gate is connected to the **D** input of a D flip-flop. The flip-flop is clocked by **Clock**. The output of the flip-flop (**Q**) is labeled **1-bit state**.

- 卷积 – AI计算中最常用的算子

卷积最初是一种信号处理滤波操作 –

“AI神经网络也可看作是一种滤波”

WinoGrad算法起源于1980年，
是Shmuel Winograd提出用来减少FIR滤波器计算量的一个算法

输入 $d = [d_0, d_1, d_2, d_3]$ ，卷积核 $g = [g_0, g_1, g_2]$

1维卷积可表达为

输入尺寸 = $2 + 3 - 1 = 4$

$$F(2,3) = \begin{bmatrix} d_0 & d_1 & d_2 \\ d_1 & d_2 & d_3 \end{bmatrix} \begin{bmatrix} g_0 \\ g_1 \\ g_2 \end{bmatrix} = \begin{bmatrix} r_0 \\ r_1 \end{bmatrix}$$

输出尺寸 卷积核尺寸 6次乘法

- 卷积 – AI计算中最常用的算子

输入 $d = [d_0, d_1, d_2, d_3]$, 卷积核 $g = [g_0, g_1, g_2]$

1维卷积可表达为

Winograd

$$F(2,3) = \begin{bmatrix} d_0 & d_1 & d_2 \\ d_1 & d_2 & d_3 \end{bmatrix} \begin{bmatrix} g_0 \\ g_1 \\ g_2 \end{bmatrix} = \begin{bmatrix} r_0 \\ r_1 \end{bmatrix} \rightarrow F(2,3) = \begin{bmatrix} d_0 & d_1 & d_2 \\ d_1 & d_2 & d_3 \end{bmatrix} \begin{bmatrix} g_0 \\ g_1 \\ g_2 \end{bmatrix} = \begin{bmatrix} m_1 + m_2 + m_3 \\ m_2 - m_3 - m_4 \end{bmatrix}$$

存在重复元素

$$\begin{aligned} m_1 &= (d_0 - d_2)g_0 & m_2 &= (d_1 + d_2) \frac{g_0 + g_1 + g_2}{2} \\ m_4 &= (d_1 - d_3)g_2 & m_3 &= (d_2 - d_1) \frac{g_0 - g_1 + g_2}{2} \end{aligned}$$

预算好一次g的加减后可重复复用 -> 4次乘法

- 卷积 – AI计算中最常用的算子

[element-wise multiplication](#) ([Hadamard product](#))

输入 $d = [d_0, d_1, d_2, d_3]$, 卷积核 $g = [g_0, g_1, g_2]$

1维卷积可表达为

$$F(2,3) = \begin{bmatrix} d_0 & d_1 & d_2 \\ d_1 & d_2 & d_3 \end{bmatrix} \begin{bmatrix} g_0 \\ g_1 \\ g_2 \end{bmatrix} = \begin{bmatrix} m_1 + m_2 + m_3 \\ m_2 - m_3 - m_4 \end{bmatrix}$$

$$m_1 = (d_0 - d_2)g_0 \quad m_2 = (d_1 + d_2) \frac{g_0 + g_1 + g_2}{2}$$

$$m_4 = (d_1 - d_3)g_2 \quad m_3 = (d_2 - d_1) \frac{g_0 - g_1 + g_2}{2}$$

1D Winograd

$$Y = A^T [(Gg) \odot (B^T d)]$$

$$B^T = \begin{bmatrix} 1 & 0 & -1 & 0 \\ 0 & 1 & 1 & 0 \\ 0 & -1 & 1 & 0 \\ 0 & 1 & 0 & -1 \end{bmatrix}$$

$$G = \begin{bmatrix} 1 & 0 & 0 \\ \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \\ \frac{1}{2} & -\frac{1}{2} & \frac{1}{2} \\ 0 & 0 & 1 \end{bmatrix}$$

$$A^T = \begin{bmatrix} 1 & 1 & 1 & 0 \\ 0 & 1 & -1 & -1 \end{bmatrix} \begin{bmatrix} m_1 + m_2 + m_3 \\ m_2 - m_3 - m_4 \end{bmatrix}$$

$$g = [g_0 \quad g_1 \quad g_2]^T$$

$$d = [d_0 \quad d_1 \quad d_2 \quad d_3]^T$$

• 卷积 – AI计算中最常用的算子

将一维卷积运算定义为 $F(m, r)$, m 为Output Size, r 为Filter Size, 则输入信号的长度为 $m + r - 1$, 卷积运算是对应位置相乘然后求和, **输入信号每个位置至少要参与1次乘法**, 所以乘法数量最少与输入信号长度相同, 记为

$$\mu(F(m, r)) = m + r - 1$$

在行列上分别进行一维卷积运算, 可得到二维卷积, 记为 $F(m \times n, r \times s)$, 输出为 $m \times n$, 卷积核为 $r \times s$, 则输入信号为 $(m + r - 1)(n + s - 1)$, 乘法数量至少为

$$\begin{aligned}\mu(F(m \times n, r \times s)) &= \mu(F(m, r))\mu(F(n, s)) \\ &= (m + r - 1)(n + s - 1)\end{aligned}$$

若是直接按滑动窗口方式计算卷积, 一维时需要 $m \times r$ 次乘法, 二维时需要 $m \times n \times r \times s$ 次乘法, **远大于上面计算的最少乘法次数**。

使用Winograd算法计算卷积快在哪里? 一言以蔽之: **快在减少了乘法的数量**, 将乘法数量减少至 $m + r - 1$ 或 $(m + r - 1)(n + s - 1)$ 。

- 卷积 – AI计算中最常用的算子

$$Y = A^T [(Gg) \odot (B^T d)]$$

g : 表示卷积核

d : 表示输入信号

G : 卷积核变换矩阵, 尺寸为 $(m + r - 1) \times r$

B^T : 输入变换矩阵, 尺寸 $(m + r - 1) \times (m + r - 1)$

A^T : 输出变换矩阵, 尺寸 $m \times (m + r - 1)$

$$B^T = \begin{bmatrix} 1 & 0 & -1 & 0 \\ 0 & 1 & 1 & 0 \\ 0 & -1 & 1 & 0 \\ 0 & 1 & 0 & -1 \end{bmatrix}$$

$$G = \begin{bmatrix} 1 & 0 & 0 \\ \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \\ \frac{1}{2} & -\frac{1}{2} & \frac{1}{2} \\ 0 & 0 & 1 \end{bmatrix}$$

$$A^T = \begin{bmatrix} 1 & 1 & 1 & 0 \\ 0 & 1 & -1 & -1 \end{bmatrix}$$

$$g = [g_0 \quad g_1 \quad g_2]^T$$

$$d = [d_0 \quad d_1 \quad d_2 \quad d_3]^T$$

计算过程可分为4步:

(1) 输入变换

(2) 卷积核变换

1D Winograd

(3) 外积

(4) 输出变换

- 卷积 – AI计算中最常用的算子

2D Winograd

A minimal 1D algorithm $F(m, r)$ is **nested with itself** to obtain a minimal 2D algorithm $(m \times m, r \times r)$.

$$Y = A^T [(Gg) \odot (B^T d)]$$

$$B^T = \begin{bmatrix} 1 & 0 & -1 & 0 \\ 0 & 1 & 1 & 0 \\ 0 & -1 & 1 & 0 \\ 0 & 1 & 0 & -1 \end{bmatrix}$$

$$G = \begin{bmatrix} 1 & 0 & 0 \\ \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \\ \frac{1}{2} & -\frac{1}{2} & \frac{1}{2} \\ 0 & 0 & 1 \end{bmatrix}$$


$$A^T = \begin{bmatrix} 1 & 1 & 1 & 0 \\ 0 & 1 & -1 & -1 \end{bmatrix}$$

$$g = [g_0 \ g_1 \ g_2]^T$$

$$d = [d_0 \ d_1 \ d_2 \ d_3]^T$$



$$Y = A^T [[GgG^T] \odot [B^T dB]] A$$

g 为 $r \times r$ Filter, d 为 $(m + r - 1) \times (m + r - 1)$



• 卷积 – AI计算中最常用的算子

令 $D_0 = [k_0, k_1, k_2, k_3]^T$, 即窗口中的第0行元素, $D_1 D_2 D_3$ 表示第1、2、3行; $W_0 = [w_0, w_1, w_2]^T$,



$$\begin{bmatrix} r_0 \\ r_1 \\ r_2 \\ r_3 \end{bmatrix}$$

$$= \begin{bmatrix} R_0 \\ R_1 \end{bmatrix} = \begin{bmatrix} K_0 W_0 + K_1 W_1 + K_2 W_2 \\ K_1 W_0 + K_2 W_1 + K_3 W_2 \end{bmatrix}$$

$$= \begin{bmatrix} A^T [(GW_0) \odot (B^T D_0)] + A^T [(GW_1) \odot (B^T D_1)] + A^T [(GW_2) \odot (B^T D_2)] \\ A^T [(GW_0) \odot (B^T D_1)] + A^T [(GW_1) \odot (B^T D_2)] + A^T [(GW_2) \odot (B^T D_3)] \end{bmatrix}$$

$$= A^T [[G[W_0 W_1 W_2]G^T] \odot [B^T [d_0 d_1 d_2 d_3]B]] A$$

$$= A^T [[GgG^T] \odot [B^T dB]] A$$

$$\begin{bmatrix} K_0 & K_1 & K_2 \\ K_1 & K_2 & K_3 \end{bmatrix} \begin{bmatrix} W_0 \\ W_1 \\ W_2 \end{bmatrix} = \begin{bmatrix} R_0 \\ R_1 \end{bmatrix} = \begin{bmatrix} M_0 + M_1 + M_2 \\ M_1 - M_2 - M_3 \end{bmatrix}$$

Matrix multiply F(2,3)! 4 multiplications

$$M_0 = (K_0 - K_2) \cdot W_0$$

$$M_1 = (K_1 + K_2) \cdot \frac{W_0 + W_1 + W_2}{2}$$

$$M_3 = (K_1 - K_3) \cdot W_2$$

$$M_2 = (K_2 - K_1) \cdot \frac{W_0 - W_1 + W_2}{2}$$

卷积加速模块设计

• NVDLA中的Winograd卷积核设计

在MAC并行计算单元中计算

$$A^T \left[\underbrace{[GgG^T]}_{\text{预先算好}} \odot \underbrace{[B^T dB]}_{\text{在输入datapath计算}} \right] A$$

预先算好

在输入datapath计算

For m = 3, r = 2

$$B^T = \begin{bmatrix} 1 & 0 & -1 & 0 \\ 0 & 1 & 1 & 0 \\ 0 & -1 & 1 & 0 \\ 0 & -1 & 0 & 1 \end{bmatrix}, G = \begin{bmatrix} 1 & 0 \\ \frac{1}{2} & \frac{1}{2} \\ \frac{1}{2} & -\frac{1}{2} \\ 0 & 1 \end{bmatrix}$$
$$A^T = \begin{bmatrix} 1 & 1 & 1 & 0 \\ 0 & 1 & -1 & 0 \\ 0 & 1 & 1 & 1 \end{bmatrix}$$

For m = 4, r = 3


$$B^T = \begin{bmatrix} 4 & 0 & -5 & 0 & 1 & 0 \\ 0 & -4 & -4 & 1 & 1 & 0 \\ 0 & 4 & -4 & -1 & 1 & 0 \\ 0 & -2 & -1 & 2 & 1 & 0 \\ 0 & 2 & -1 & -2 & 1 & 0 \\ 0 & 4 & 0 & -5 & 0 & 1 \end{bmatrix}$$
$$G = \begin{bmatrix} \frac{1}{4} & 0 & 0 \\ -\frac{1}{6} & -\frac{1}{6} & -\frac{1}{6} \\ -\frac{1}{6} & \frac{1}{6} & -\frac{1}{6} \\ \frac{1}{24} & \frac{1}{12} & \frac{1}{6} \\ \frac{1}{24} & -\frac{1}{12} & \frac{1}{6} \\ 0 & 0 & 1 \end{bmatrix}$$
$$A^T = \begin{bmatrix} 1 & 1 & 1 & 1 & 1 & 0 \\ 0 & 1 & -1 & 2 & -2 & 0 \\ 0 & 1 & 1 & 4 & 4 & 0 \\ 0 & 1 & -1 & 8 & -8 & 1 \end{bmatrix}$$

复杂模块电路设计2 - CORDIC模块设计

- CORDIC可以用来实现多种复杂非线性函数

$$x_2 = x_1 \cos \theta - y_1 \sin \theta$$

$$y_2 = x_1 \sin \theta + y_1 \cos \theta$$



$$\begin{bmatrix} x_2 \\ y_2 \end{bmatrix} = \begin{bmatrix} \cos \theta & -\sin \theta \\ \sin \theta & \cos \theta \end{bmatrix} \begin{bmatrix} x_1 \\ y_1 \end{bmatrix}$$

$$x_2 = x_1 \cos \theta - y_1 \sin \theta = \cos \theta (x_1 - y_1 \tan \theta)$$

$$y_2 = x_1 \sin \theta + y_1 \cos \theta = \cos \theta (y_1 + x_1 \tan \theta)$$

$$\hat{x}_2 = \cancel{\cos \theta} (x_1 - y_1 \tan \theta) = x_1 - y_1 \tan \theta$$

$$\hat{y}_2 = \cancel{\cos \theta} (y_1 + x_1 \tan \theta) = y_1 + x_1 \tan \theta$$

当 θ 足够小接近于0时，先忽略 $\cos \theta$ （后面会scale回来）
伪旋转（pseudo rotations）

复杂模块电路设计2 - CORDIC模块设计

- CORDIC可以用来实现多种复杂非线性函数



伪旋转 (pseudo rotations)

$$x_2 = x_1 \cos \theta - y_1 \sin \theta$$

$$y_2 = x_1 \sin \theta + y_1 \cos \theta$$

$$\hat{x}_2 = \cancel{\cos \theta}(x_1 - y_1 \tan \theta) = x_1 - y_1 \tan \theta$$

$$\hat{y}_2 = \cancel{\cos \theta}(y_1 + x_1 \tan \theta) = y_1 + x_1 \tan \theta$$



• CORDIC可以用来实现多种复杂非线性函数

伪旋转 (pseudo rotations)


$\hat{x}_2 = \cancel{\cos \theta}(x_1 - y_1 \tan \theta) = x_1 - y_1 \tan \theta$

$\hat{y}_2 = \cancel{\cos \theta}(y_1 + x_1 \tan \theta) = y_1 + x_1 \tan \theta$

选择旋转角度 $\tan \theta^i = 2^{-i}$

$\hat{x}_2 = x_1 - y_1 \tan \theta = x_1 - y_1 2^{-i}$

$\hat{y}_2 = y_1 + x_1 \tan \theta = y_1 + x_1 2^{-i}$



i	θ^i (Degrees)	$\tan \theta^i = 2^{-i}$
0	45.0	1
1	26.555051177...	0.5
2	14.036243467...	0.25
3	7.125016348...	0.125
4	3.576334374...	0.0625

复杂模块电路设计2 - CORDIC模块设计

- CORDIC可以用来实现多种复杂非线性函数

1st iteration: rotate by 45° ; 2nd iteration: rotate by 26.6° ; 3rd iteration: rotate by 14°

i	$\tan\theta$	Angle, θ	$\cos\theta$
1	1	45.0000000000	0.707106781
2	0.5	26.5650511771	0.894427191
3	0.25	14.0362434679	0.9701425
4	0.125	7.1250163489	0.992277877
5	0.0625	3.5763343750	0.998052578
6	0.03125	1.7899106082	0.999512076
7	0.015625	0.8951737102	0.999877952
8	0.0078125	0.4476141709	0.999969484
9	0.00390625	0.2238105004	0.999992371
10	0.001953125	0.1119056771	0.999998093
11	0.000976563	0.0559528919	0.999999523
12	0.000488281	0.0279764526	0.999999881
13	0.000244141	0.0139882271	0.99999997

13次伪旋转后，需要乘以
 $1/0.607252941 =$
 1.6467602

$$\cos 45 \times \cos 26.5 \times \cos 14.03 \times \cos 7.125 \dots \times \cos 0.0139 = 0.607252941$$

复杂模块电路设计2 - CORDIC模块设计

- CORDIC可以用来实现多种复杂非线性函数

$$\hat{x}_2 = x_1 - y_1 \tan \theta = x_1 - y_1 2^{-i}$$

$$\hat{y}_2 = y_1 + x_1 \tan \theta = y_1 + x_1 2^{-i}$$



$$x^{(i+1)} = x^{(i)} - d_i(2^{-i}y^{(i)})$$

$$y^{(i+1)} = y^{(i)} + d_i(2^{-i}x^{(i)})$$

$$z^{(i+1)} = z^{(i)} - d_i\theta^{(i)} \quad (\text{Angle Accumulator})$$

where $d_i = +/- 1$

2 shifts

1 table lookup ($\theta^{(i)}$ values)

3 additions

The symbol d_i is a decision operator and is used to decide which direction to rotate.

复杂模块电路设计2 - CORDIC模块设计

- CORDIC可以用来实现多种复杂非线性函数

$$x^{(i+1)} = x^{(i)} - d_i(2^{-i}y^{(i)})$$

$$y^{(i+1)} = y^{(i)} + d_i(2^{-i}x^{(i)})$$

Scaling Factor

$$K_n = \prod_n 1/(\cos \theta^{(i)}) = \prod_n (\sqrt{1 + 2^{(-2i)}})$$

$$z^{(i+1)} = z^{(i)} - d_i \theta^{(i)}$$

where $d_i = +/- 1$



$$K_n = \prod_n 1/(\cos \theta^{(i)}) = \prod_n (\sqrt{1 + \tan^2 \theta^{(i)}}) = \prod_n (\sqrt{1 + 2^{(-2i)}})$$

2 shifts

1 table lookup ($\theta^{(i)}$ values)

3 additions

$$K_n \rightarrow 1.6476 \text{ as } n \rightarrow \infty$$

$$1/K_n \rightarrow 0.6073 \text{ as } n \rightarrow \infty$$

n = number of iterations

复杂模块电路设计2 - CORDIC模块设计

- CORDIC可以用来实现多种复杂非线性函数

$$x^{(i+1)} = x^{(i)} - d_i(2^{-i}y^{(i)})$$

$$y^{(i+1)} = y^{(i)} + d_i(2^{-i}x^{(i)})$$


$$z^{(i+1)} = z^{(i)} - d_i\theta^{(i)}$$

where $d_i = +/- 1$

2 shifts

1 table lookup ($\theta^{(i)}$ values)

3 additions



Scaling Factor

$$K_n = \prod_n 1/(\cos \theta^{(i)}) = \prod_n (\sqrt{1 + 2^{(-2i)}})$$